{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:30:50Z","timestamp":1778383850721,"version":"3.51.4"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/newcas.2014.6934084","type":"proceedings-article","created":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T04:44:26Z","timestamp":1414817066000},"page":"468-468","source":"Crossref","is-referenced-by-count":4,"title":["Fabrication of a MTJ-based multilevel resistor towards process-variaton-resilient logic LSI"],"prefix":"10.1109","author":[{"given":"Masanori","family":"Natsui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271663"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720849"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556126"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2085441"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1063\/1.3049617"},{"key":"3","first-page":"543","article-title":"Mitigating performance loss in aggressive dvs using dual-sensing flip-flops","author":"kunitake","year":"2008","journal-title":"FIP\/IEEE International Conference on VLSI"},{"key":"2","first-page":"338","author":"borkar","year":"2003","journal-title":"Parameter Variations and Impact on Circuits and Microarchitecture ACM\/ IEEE Design Automation Conference"},{"key":"1","first-page":"124505","volume":"48","author":"tsunomura","year":"2009","journal-title":"Verification of Threshold Voltage Variation of Scaled Transistors with Ultralarge-Scale Device Matrix Array Test Element Group Japanese Journal of Applied Physics"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242460"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6328965"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2012.52"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271866"},{"key":"4","first-page":"20","article-title":"Process-variation-aware vlsi design using emerging functional devices and its impact","author":"natsui","year":"2010","journal-title":"19th International Workshop on Post-Binary ULSI Systems"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894617"}],"event":{"name":"2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)","location":"Trois-Rivieres, QC, Canada","start":{"date-parts":[[2014,6,22]]},"end":{"date-parts":[[2014,6,25]]}},"container-title":["2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6919808\/6933969\/06934084.pdf?arnumber=6934084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T22:35:20Z","timestamp":1490308520000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6934084\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/newcas.2014.6934084","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}