{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:45:01Z","timestamp":1730285101615,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/newcas.2015.7182075","type":"proceedings-article","created":{"date-parts":[[2015,8,13]],"date-time":"2015-08-13T12:22:41Z","timestamp":1439468561000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["An ultra-low power charge-pump PLL with high temperature stability in 130 nm CMOS"],"prefix":"10.1109","author":[{"given":"Anh","family":"Chu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Navneeta","family":"Deo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Waqas","family":"Ahmad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Markus","family":"Tormanen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henrik","family":"Sjoland","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"journal-title":"Low-phase-noise low-timing-jitter design techniques for delay cell based VCOs and frequency synthesizers","year":"1998","author":"charles weigandt","key":"ref11"},{"journal-title":"Digital Integrated Circuits-A Design Perspective","year":"2003","author":"rabaey","key":"ref12"},{"key":"ref13","article-title":"PLL Performance Simulation and Design Handbook","author":"banerjee","year":"2001","journal-title":"National Semiconductor Technical Documents"},{"journal-title":"The Design of CMOS Radio-Frequency Integrated Circuits","year":"1998","author":"lee","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PCCON.2007.373038"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/41.544547"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606653"},{"key":"ref5","first-page":"1","article-title":"An ultra low-power CMOS frequency synthesizer for low data-rate sub-GHz applications","author":"ippolito","year":"2010","journal-title":"Ph D Research in Microelectronics and Electronics (PRIME)"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"razavi","key":"ref8"},{"journal-title":"The Art of Electronics","year":"1994","author":"horowitz","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref1","first-page":"231","article-title":"Automatic synchronization of triode oscillators","volume":"21","author":"appleton","year":"1922","journal-title":"Proc Cambridge Phil Society"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.262000"}],"event":{"name":"2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2015,6,7]]},"location":"Grenoble, France","end":{"date-parts":[[2015,6,10]]}},"container-title":["2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7157844\/7181973\/07182075.pdf?arnumber=7182075","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:50:50Z","timestamp":1490388650000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7182075\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/newcas.2015.7182075","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}