{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T12:32:59Z","timestamp":1763641979193,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/newcas.2015.7182095","type":"proceedings-article","created":{"date-parts":[[2015,8,13]],"date-time":"2015-08-13T12:22:41Z","timestamp":1439468561000},"page":"1-4","source":"Crossref","is-referenced-by-count":13,"title":["Approximate adder synthesis for area- and energy-efficient FIR filters in CMOS VLSI"],"prefix":"10.1109","author":[{"given":"Leonardo Bandeira","family":"Soares","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Costa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2007.906727"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.10.001"},{"journal-title":"GTZAN dataset","year":"0","key":"ref12"},{"year":"0","key":"ref13","article-title":"45nm FreePDK"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref7","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"Proceedings of the 2009 12th International Symposium on Integrated Circuits isic"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016839"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2010.2045702"}],"event":{"name":"2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2015,6,7]]},"location":"Grenoble, France","end":{"date-parts":[[2015,6,10]]}},"container-title":["2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7157844\/7181973\/07182095.pdf?arnumber=7182095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T13:35:55Z","timestamp":1498224955000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7182095\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/newcas.2015.7182095","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}