{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:46:53Z","timestamp":1761562013958},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/newcas.2015.7182115","type":"proceedings-article","created":{"date-parts":[[2015,8,13]],"date-time":"2015-08-13T12:22:41Z","timestamp":1439468561000},"source":"Crossref","is-referenced-by-count":13,"title":["A two-step layout-in-the-loop design automation tool"],"prefix":"10.1109","author":[{"given":"G.","family":"Berkol","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Unutulmaz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Afacan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Dundar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco V.","family":"Fernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali E.","family":"Pusane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Baskaya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2013.6545603"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2011.6123103"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.07.002"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158732"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.11.001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.camwa.2003.07.011"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-013-0213-9"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.368"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838885"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968647"},{"key":"ref6","first-page":"145","article-title":"Fast and accurate parasitic capacitance models for layout-aware synthesis of analog circuits","author":"agarwal","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.52171"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483071"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268911"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.09.003"}],"event":{"name":"2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)","location":"Grenoble, France","start":{"date-parts":[[2015,6,7]]},"end":{"date-parts":[[2015,6,10]]}},"container-title":["2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7157844\/7181973\/07182115.pdf?arnumber=7182115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T21:15:20Z","timestamp":1490390120000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7182115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/newcas.2015.7182115","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}