{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:45:24Z","timestamp":1730285124056,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/newcas.2017.8010098","type":"proceedings-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T20:31:11Z","timestamp":1502742671000},"page":"33-36","source":"Crossref","is-referenced-by-count":2,"title":["Contributions of SRAM, FF and combinational circuit to chip-level neutron-induced soft error rate: - Bulk vs. FD-SOI at 0.5 and 1.0V -"],"prefix":"10.1109","author":[{"given":"Liao","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soichi","family":"Hirokawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryo","family":"Harada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.812930"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.821588"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173251"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2015.7365581"},{"key":"ref5","first-page":"212t","article-title":"Ultralow-voltage operation of Silicon-on-Thin-BOX(SOTB) 2Mbit SRAM down to 0.37 V utilizing adaptive back bias","author":"yamamoto","year":"2013","journal-title":"Proc Symposium on VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.54.04DC15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2403265"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0019"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1244","DOI":"10.1109\/T-ED.1983.21282","article-title":"Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET's","volume":"30","author":"lim","year":"1983","journal-title":"IEEE Transactions on Electron Devices"}],"event":{"name":"2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2017,6,25]]},"location":"Strasbourg","end":{"date-parts":[[2017,6,28]]}},"container-title":["2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8001599\/8010082\/08010098.pdf?arnumber=8010098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,10]],"date-time":"2020-04-10T03:20:29Z","timestamp":1586488829000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8010098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/newcas.2017.8010098","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}