{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:02:50Z","timestamp":1729627370107,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/newcas.2017.8010109","type":"proceedings-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T20:31:11Z","timestamp":1502742671000},"page":"77-80","source":"Crossref","is-referenced-by-count":2,"title":["Trace-driven exploration of sharing set management strategies for cache coherence in manycores"],"prefix":"10.1109","author":[{"given":"Julie","family":"Dumas","sequence":"first","affiliation":[]},{"given":"Eric","family":"Guthmuller","sequence":"additional","affiliation":[]},{"given":"Cesar Fuguet","family":"Tortolero","sequence":"additional","affiliation":[]},{"given":"Frederic","family":"Petrot","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/6513.6514"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/254180.254184"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref14","first-page":"72","article-title":"Dynamic pointer allocation for scalable cache coherence directories","author":"simoni","year":"1991","journal-title":"Proc Int Symp Shared Memory Multiprocessing"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.35"},{"key":"ref4","first-page":"1112","volume":"c 20","author":"censier","year":"1978","journal-title":"A new solution to coherence problems in multicache systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.2200\/S00346ED1V01Y201104CAC016"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1145\/1854273.1854332","article-title":"ATAC: A 1000-core cache-coherent processor with on-chip optical network","author":"kurian","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.1998.660134"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2012.6322869"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54999-6_9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380784"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"}],"event":{"name":"2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2017,6,25]]},"location":"Strasbourg, France","end":{"date-parts":[[2017,6,28]]}},"container-title":["2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8001599\/8010082\/08010109.pdf?arnumber=8010109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T11:47:04Z","timestamp":1570016824000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8010109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/newcas.2017.8010109","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}