{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:45:30Z","timestamp":1730285130600,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/newcas.2017.8010120","type":"proceedings-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T16:31:11Z","timestamp":1502728271000},"page":"121-124","source":"Crossref","is-referenced-by-count":3,"title":["Novel building blocks for PLL using complementary logic in 28nm UTBB-FDSOI technology"],"prefix":"10.1109","author":[{"given":"Zhaopeng","family":"Wei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yves","family":"Leduc","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emeric","family":"de Foucauld","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilles","family":"Jacquemod","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ICECS.2016.7841266"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1166\/jolpe.2016.1421"},{"key":"ref6","first-page":"188","article-title":"Design and simulation difference types CMOS PFD for high Speed and low jitter PLL","author":"arshak","year":"2004","journal-title":"Proc IEEE Int Caracas Conf Circuits and Systems Dominican Republic"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISSCC.2015.7062848"},{"key":"ref8","first-page":"1584","article-title":"High Speed CMOS Charge Pump Circuit for PLL Applications Using 90nm CMOS Technology","volume":"12","author":"gupta","year":"2012","journal-title":"Middle-East Journal of Scientific Research"},{"key":"ref7","article-title":"High Speed PFD with Charge Pump and Loop Filter for Low Jitter and Low Power PLL","volume":"2","author":"thakore","year":"2011","journal-title":"IJECT"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/s11706-015-0288-6"},{"key":"ref9","article-title":"NAPA: Outil de simulation comportementale de systemes intégrés analogiques et mixtes","author":"leduc","year":"2014","journal-title":"HDR Universite de Nice-Sophia Antipolis"},{"year":"2013","author":"flatresse","journal-title":"SOC Variability Reduction The UTBB FD-SOI Way VARI","key":"ref1"}],"event":{"name":"2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2017,6,25]]},"location":"Strasbourg, France","end":{"date-parts":[[2017,6,28]]}},"container-title":["2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8001599\/8010082\/08010120.pdf?arnumber=8010120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T15:59:58Z","timestamp":1513180798000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8010120\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/newcas.2017.8010120","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}