{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:24:58Z","timestamp":1761989098113,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/newcas.2017.8010159","type":"proceedings-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T16:31:11Z","timestamp":1502728271000},"page":"277-280","source":"Crossref","is-referenced-by-count":12,"title":["Low power SATD architecture employing multiple sizes Hadamard Transforms and adder compressors"],"prefix":"10.1109","author":[{"given":"Bianca","family":"Silveira","sequence":"first","affiliation":[]},{"given":"Rafael","family":"Ferreira","sequence":"additional","affiliation":[]},{"given":"Guilherme","family":"Paim","sequence":"additional","affiliation":[]},{"given":"Claudio","family":"Diniz","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"Costa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"145","article-title":"Analysis and architecture design of multi-transform architecture for H.264\/AVC intra frame coder","author":"chen","year":"2008","journal-title":"Proc IEEE International Conference on Multimedia and Expo"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2010.2041099"},{"key":"ref12","first-page":"434","article-title":"A full-mode FME VLSI architecture based on 8×8\/4 × 4 adaptive Hadamard Transform for QFHD H. 264\/AVC encoder","author":"liu","year":"2011","journal-title":"Proc IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2386897"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"journal-title":"Cadence EDA tools","year":"0","key":"ref15"},{"journal-title":"Nangate 45 nm Open Cell Library","year":"0","key":"ref16"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"432","DOI":"10.1109\/TCSVT.2009.2013511","article-title":"A 140-MHz 94 K Gates HD1080p 30-Frames\/s Intra-Only Profile H.264 Encoder","volume":"19","author":"lin","year":"2009","journal-title":"IEEE IEEE Trans Circuits Syst Video Technol"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013629"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2660540.2661004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223411"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2015.7440382"},{"journal-title":"HEVC Test Model (HM) v 16 7","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223013"},{"year":"2013","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693859"}],"event":{"name":"2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2017,6,25]]},"location":"Strasbourg, France","end":{"date-parts":[[2017,6,28]]}},"container-title":["2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8001599\/8010082\/08010159.pdf?arnumber=8010159","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T07:47:06Z","timestamp":1570002426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8010159\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/newcas.2017.8010159","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}