{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T13:11:49Z","timestamp":1772111509826,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/newcas.2017.8010160","type":"proceedings-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T20:31:11Z","timestamp":1502742671000},"page":"281-284","source":"Crossref","is-referenced-by-count":9,"title":["A power-efficient 4-2 Adder Compressor topology"],"prefix":"10.1109","author":[{"given":"Raphael","family":"Dornelles","sequence":"first","affiliation":[]},{"given":"Guilherme","family":"Paim","sequence":"additional","affiliation":[]},{"given":"Bianca","family":"Silveira","sequence":"additional","affiliation":[]},{"given":"Mateus","family":"Fonseca","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"Costa","sequence":"additional","affiliation":[]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"4:2 Carry-Save Adder Module","volume":"23","author":"weinberger","year":"1981","journal-title":"IBM Technical Disclosure Bulletin"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2001.986892"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el:19980306"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.835683"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.116"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-012-9952-2"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2012.6180303"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277166"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182087"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644866"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2016.7841202"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2015.7440320"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.26"},{"key":"ref1","author":"parhami","year":"2000","journal-title":"Computer Arithmetic - Algorithms and Hardware Designs"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2011.5750281"}],"event":{"name":"2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)","location":"Strasbourg, France","start":{"date-parts":[[2017,6,25]]},"end":{"date-parts":[[2017,6,28]]}},"container-title":["2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8001599\/8010082\/08010160.pdf?arnumber=8010160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,30]],"date-time":"2017-08-30T04:27:35Z","timestamp":1504067255000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8010160\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/newcas.2017.8010160","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}