{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:45:55Z","timestamp":1730285155417,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/newcas.2018.8585570","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T21:00:57Z","timestamp":1547845257000},"page":"282-286","source":"Crossref","is-referenced-by-count":1,"title":["Area-Aware Design of Static CMOS Complex Gates"],"prefix":"10.1109","author":[{"given":"Maicon S.","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"Gustavo H.","family":"Smaniotto","sequence":"additional","affiliation":[]},{"given":"Andrei A. O.","family":"Bubolz","sequence":"additional","affiliation":[]},{"given":"Leomar S.","family":"da Rosa Junior","sequence":"additional","affiliation":[]},{"given":"Felipe S.","family":"de Marques","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/1057661.1057681"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1016\/j.mee.2015.10.018"},{"key":"ref12","first-page":"41","volume":"1","author":"sutherland","year":"1998","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.7155\/jgaa.00091"},{"key":"ref14","first-page":"58","article-title":"Classifying n-input Boolean Functions","author":"correia","year":"2001","journal-title":"Workshop Iberchip"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISQED.2009.4810315"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1016\/j.dam.2008.02.011"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TVLSI.2015.2410764"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TVLSI.2007.895248"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/2800986.2801008"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/LASCAS.2016.7451080"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICCD.2010.5647772"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISCAS.2011.5938108"},{"key":"ref9","first-page":"141","article-title":"Graph Theory and Interconnection Networks","author":"lih-hsing","year":"2009"}],"event":{"name":"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2018,6,24]]},"location":"Montreal, QC","end":{"date-parts":[[2018,6,27]]}},"container-title":["2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8572699\/8585422\/08585570.pdf?arnumber=8585570","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T23:01:57Z","timestamp":1598223717000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8585570\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/newcas.2018.8585570","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}