{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:14:26Z","timestamp":1754162066761,"version":"3.41.2"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/newcas44328.2019.8961254","type":"proceedings-article","created":{"date-parts":[[2020,1,21]],"date-time":"2020-01-21T12:48:04Z","timestamp":1579610884000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["ISI Sensitivity of PAM Signaling for Very High-Speed Short-Reach Copper Links"],"prefix":"10.1109","author":[{"given":"Firat","family":"Celik","sequence":"first","affiliation":[{"name":"Microelectronic Systems Laboratory, EPFL,Lausanne,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayca","family":"Akkaya","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Laboratory, EPFL,Lausanne,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Armin","family":"Tajalli","sequence":"additional","affiliation":[{"name":"University of Utah,Salt Lake City,Utah,U.S.A."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Laboratory, EPFL,Lausanne,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"477","article-title":"Design considerations for 50G+ backplane links","author":"toifi","year":"2016","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310205"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001934"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062985"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2740268"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417908"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310204"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2009.04.010"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2010.5594694"}],"event":{"name":"2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2019,6,23]]},"location":"Munich, Germany","end":{"date-parts":[[2019,6,26]]}},"container-title":["2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8955776\/8961212\/08961254.pdf?arnumber=8961254","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:24:12Z","timestamp":1753813452000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8961254\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/newcas44328.2019.8961254","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}