{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:03:55Z","timestamp":1756771435678,"version":"3.44.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/newcas44328.2019.8961269","type":"proceedings-article","created":{"date-parts":[[2020,1,21]],"date-time":"2020-01-21T12:48:04Z","timestamp":1579610884000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["All-Digital Phase-Locked Loop Arrays: Investigation of Synchronisation and Jitter Performance through FPGA Prototyping"],"prefix":"10.1109","author":[{"given":"Eugene","family":"Koskin","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, University College Dublin,Belfield, Dublin 4,Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre","family":"Bisiaux","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, University College Dublin,Belfield, Dublin 4,Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitri","family":"Galayko","sequence":"additional","affiliation":[{"name":"LIP6 Lab, Sorbonne Université,4 place Jussieu, Paris Cedex 05,France,75252"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elena","family":"Blokhina","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, University College Dublin,Belfield, Dublin 4,Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2015.7248572"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417895"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2804324"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2016.7841228"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2798409"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/26\/19\/195701"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.95.052212"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2008.926661"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3762\/bjnano.9.176"},{"key":"ref8","first-page":"1","article-title":"Dis-tributed clock generator for synchronous SoC using ADPLL network","author":"zianbetov","year":"2013","journal-title":"Custom Integrated Circuits Conf (CICC) 2013 IEEE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938134"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1063\/1.4967850"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1212134110"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182059"}],"event":{"name":"2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2019,6,23]]},"location":"Munich, Germany","end":{"date-parts":[[2019,6,26]]}},"container-title":["2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8955776\/8961212\/08961269.pdf?arnumber=8961269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:22:00Z","timestamp":1756754520000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8961269\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/newcas44328.2019.8961269","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}