{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:03:53Z","timestamp":1756771433429,"version":"3.44.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/newcas44328.2019.8961278","type":"proceedings-article","created":{"date-parts":[[2020,1,21]],"date-time":"2020-01-21T12:48:04Z","timestamp":1579610884000},"page":"1-4","source":"Crossref","is-referenced-by-count":11,"title":["A Capacitor-Less CMOS Neuron Circuit for Neuromemristive Networks"],"prefix":"10.1109","author":[{"given":"H.","family":"Aziza","sequence":"first","affiliation":[{"name":"Aix Marseille Univ, Univ Toulon, CNRS, IM2NP,Marseille,France"}]},{"given":"M.","family":"Moreau","sequence":"additional","affiliation":[{"name":"Aix Marseille Univ, Univ Toulon, CNRS, IM2NP,Marseille,France"}]},{"given":"A","family":"Perez","sequence":"additional","affiliation":[{"name":"Aix Marseille Univ, Univ Toulon, CNRS, IM2NP,Marseille,France"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[{"name":"LIRMM, Université Montpellier II \/ CNRS,Montpellier,France"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[{"name":"LIRMM, Université Montpellier II \/ CNRS,Montpellier,France"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"254023","DOI":"10.1088\/0957-4484\/22\/25\/254023","article-title":"Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device","volume":"22","author":"seo","year":"2011","journal-title":"Nanotechnology"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2805470"},{"key":"ref12","article-title":"A highly tunable 65-nm cmos lif neuron for a large scale neuromorphic system","author":"aamir","year":"2016","journal-title":"ESSCIRC Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/aab177"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2018.8403854"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00123"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2174152"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2012.6252600"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2048772"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2007.12.037"},{"key":"ref4","article-title":"Hf02-Based OxRAM Devices as Synapses for Convolutional Neural Networks","volume":"62","author":"garbin","year":"2015","journal-title":"T-ED"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.11"},{"key":"ref6","first-page":"1088","article-title":"A CMOS Spiking Neuron for Brain-Inspired Neural Networks With Resistive Synapses andIn SituLearning","volume":"62","author":"wu","year":"2015","journal-title":"IEEE TCAS-II Express Briefs"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.860850"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4010001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2018.02.005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref1","first-page":"463","article-title":"The architecture of mind neurocomputers","author":"gamrat","year":"1991","journal-title":"Int'l Conf on Microelectronics for Neural Networks"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"}],"event":{"name":"2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2019,6,23]]},"location":"Munich, Germany","end":{"date-parts":[[2019,6,26]]}},"container-title":["2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8955776\/8961212\/08961278.pdf?arnumber=8961278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:21:59Z","timestamp":1756754519000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8961278\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/newcas44328.2019.8961278","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}