{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T17:55:40Z","timestamp":1762019740766,"version":"build-2065373602"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/newcas44328.2019.8961290","type":"proceedings-article","created":{"date-parts":[[2020,1,21]],"date-time":"2020-01-21T12:48:04Z","timestamp":1579610884000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["An UWB 18.5 GS\/s Sampling Front-End for a 74 GS\/s 5-bit ADC in 22nm FDSOI"],"prefix":"10.1109","author":[{"given":"Nima","family":"Lotfi","sequence":"first","affiliation":[{"name":"Chair Mixed Signal Circuit Design, Technische Universität Berlin,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Friedel","family":"Gerfers","sequence":"additional","affiliation":[{"name":"NiederRhein Technologies,Sunnyvale,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844139"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC.2012.6522652"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/GEMIC.2019.8698183"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177069"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702505"},{"key":"ref5","first-page":"599","article-title":"A 48-port FCC-Compliant 10GBASE-T Transmitter with mixed-mode Adaptive Echo Canceller","author":"gerfers","year":"2012","journal-title":"IEEE Journal Solid-State Circuits (JSSC)"},{"journal-title":"Introducing the 22FDX 22nm FD-SOI Platform from GLOBALFOUNDRIES","year":"2018","key":"ref12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050689"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050485"},{"key":"ref2","first-page":"1876","article-title":"A 12 Bit 1.6 GS\/s BiCMOS 2×2 Hierarchical Time-interleaved Pipeline ADC","author":"e -c","year":"2014","journal-title":"IEEE Journal Solid-State Circuits (JSSC)"},{"key":"ref9","first-page":"599","article-title":"A 48-port FCC-Compliant 10GBASE-T Transmitter with mixed-mode Adaptive Echo Canceller","author":"gerfers","year":"2012","journal-title":"IEEE Journal Solid-State Circuits (JSSC)"},{"key":"ref1","first-page":"482","article-title":"'A 14b IGS\/s RF Sampling Pipelined ADC with Background Calibration’","author":"ali","year":"2014","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"}],"event":{"name":"2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2019,6,23]]},"location":"Munich, Germany","end":{"date-parts":[[2019,6,26]]}},"container-title":["2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8955776\/8961212\/08961290.pdf?arnumber=8961290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:23:34Z","timestamp":1755800614000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8961290\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/newcas44328.2019.8961290","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}