{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T00:01:02Z","timestamp":1752192062505,"version":"3.41.2"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T00:00:00Z","timestamp":1623542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T00:00:00Z","timestamp":1623542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.1109\/newcas50681.2021.9462774","type":"proceedings-article","created":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T18:09:34Z","timestamp":1624903774000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["FPGA Implementation of Parallel Neurosynaptic Cores for Neuromorphic Architectures"],"prefix":"10.1109","author":[{"given":"Vu","family":"Truong-Tuan","sequence":"first","affiliation":[{"name":"University of Science and Technology,School of Electronics and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi","family":"Hoang-Phuong","sequence":"additional","affiliation":[{"name":"University of Science and Technology,School of Electronics and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anh","family":"Pham-Tuan","sequence":"additional","affiliation":[{"name":"University of Science and Technology,School of Electronics and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Phuc","family":"Pham-Hong","sequence":"additional","affiliation":[{"name":"University of Science and Technology,School of Electronics and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Quang Hieu","family":"Dang","sequence":"additional","affiliation":[{"name":"University of Science and Technology,School of Electronics and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoang","family":"Nguyen-Huy","sequence":"additional","affiliation":[{"name":"University of Science and Technology,School of Electronics and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minh","family":"Nguyen-Duc","sequence":"additional","affiliation":[{"name":"University of Science and Technology,School of Electronics and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1162\/neco_a_01245"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.142"},{"journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","article-title":"Ranc: Reconfigurable architecture for neuromorphic computing","year":"0","key":"ref6"},{"year":"1998","key":"ref5","article-title":"The mnist database of handwritten digits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00774"},{"key":"ref7","article-title":"A scalable multicore architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (dynaps)","author":"moradi","year":"2017","journal-title":"CoRR"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"}],"event":{"name":"2021 19th IEEE International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2021,6,13]]},"location":"Toulon, France","end":{"date-parts":[[2021,6,16]]}},"container-title":["2021 19th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9462728\/9462729\/09462774.pdf?arnumber=9462774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:05:27Z","timestamp":1752102327000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9462774\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/newcas50681.2021.9462774","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}