{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T21:32:57Z","timestamp":1776807177411,"version":"3.51.2"},"reference-count":36,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T00:00:00Z","timestamp":1623542400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T00:00:00Z","timestamp":1623542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T00:00:00Z","timestamp":1623542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.1109\/newcas50681.2021.9462781","type":"proceedings-article","created":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T22:09:34Z","timestamp":1624918174000},"page":"1-5","source":"Crossref","is-referenced-by-count":33,"title":["RISC-V Resource-Constrained Cores: A Survey and Energy Comparison"],"prefix":"10.1109","author":[{"given":"Islam","family":"Elsadek","sequence":"first","affiliation":[]},{"given":"Eslam Yahya","family":"Tawfik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2018.8547578"},{"key":"ref32","year":"0","journal-title":"pulp-platform &#x201C;PULP"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8965067"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2019.2917066"},{"key":"ref36","year":"2020","journal-title":"uno VUS 440 Prototyping System"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig48160.2019.8994796"},{"key":"ref34","year":"0","journal-title":"Open Source SCR1 core - Ekaterina Berezina - ORConf 2019"},{"key":"ref10","author":"celio","year":"2020","journal-title":"RISCV-BOOM Documentation"},{"key":"ref11","year":"0","journal-title":"riscv-boom"},{"key":"ref12","year":"0","journal-title":"LowRISC &#x201C;rocket"},{"key":"ref13","year":"2020","journal-title":"&#x201C;C910&#x201D; t-head cn"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"ref15","article-title":"Chisel\/FIRRTL: Home","year":"2020"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE.2017.8229395"},{"key":"ref17","article-title":"Ibex User Manual &#x2014; Ibex User Manual 0.1 documentation","year":"2020","journal-title":"Ibex-core readthedocs io"},{"key":"ref18","year":"0","journal-title":"Openhwgroup &#x201C;cv32e40p"},{"key":"ref19","article-title":"SCR1 Microcontroller Core","year":"2020"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964699"},{"key":"ref4","year":"2020","journal-title":"RISC-V"},{"key":"ref27","year":"0","journal-title":"pulp-platform &#x201C;PULP"},{"key":"ref3","author":"waterman","year":"2019","journal-title":"The RISC-V Instruction Set Manual Volume II Privileged Architecture Document Version 1 12-draft"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445101"},{"key":"ref5","year":"2020","journal-title":"RISC-V Exchange Cores & SoCs - RISC-V International"},{"key":"ref8","first-page":"1406","article-title":"Selecting a Synthesizable RISC-V Processor Core for Low-cost Hardware Devices","volume":"15","author":"gookyi","year":"2019","journal-title":"Journal of Information Processing Systems"},{"key":"ref7","first-page":"1","article-title":"Open-Source RISC-V Processor IP Cores for FPGAs &#x2014; Overview and Evaluation","author":"h\u00f6ller","year":"2019","journal-title":"2019 8th Mediterranean Conference on Embedded Computing (MECO)"},{"key":"ref2","author":"waterman","year":"2019","journal-title":"The RISC-V Instruction Set Manual Volume I User-Level ISA Document Version 20191214-draft"},{"key":"ref9","article-title":"CPU Benchmark &#x2013; MCU Benchmark &#x2013; CoreMark &#x2013; EEMBC Embedded Microprocessor Benchmark Consortium","year":"2020"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref20","article-title":"RISC-V: N22 - Andes Technology","year":"2020","journal-title":"Andes Technology"},{"key":"ref22","article-title":"E21 - SiFive","year":"2020"},{"key":"ref21","article-title":"E20 - SiFive","year":"2020"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494247"},{"key":"ref23","author":"wolf","year":"0","journal-title":"Picorv32"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00041"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116218"}],"event":{"name":"2021 19th IEEE International New Circuits and Systems Conference (NEWCAS)","location":"Toulon, France","start":{"date-parts":[[2021,6,13]]},"end":{"date-parts":[[2021,6,16]]}},"container-title":["2021 19th IEEE International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9462728\/9462729\/09462781.pdf?arnumber=9462781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:57Z","timestamp":1652197377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9462781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/newcas50681.2021.9462781","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}