{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:41:03Z","timestamp":1764175263630},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,19]],"date-time":"2022-06-19T00:00:00Z","timestamp":1655596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,19]],"date-time":"2022-06-19T00:00:00Z","timestamp":1655596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,19]]},"DOI":"10.1109\/newcas52662.2022.9842186","type":"proceedings-article","created":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T19:33:34Z","timestamp":1659728014000},"page":"504-508","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Approach to Mitigate Power Side-Channel Attacks for Emerging Negative Capacitance Transistor Technology"],"prefix":"10.1109","author":[{"given":"Shubham","family":"Kumar","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Kanpur,Electrical Engineering Department,Kanpur,India,208016"}]},{"given":"Swetaki","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Kanpur,Electrical Engineering Department,Kanpur,India,208016"}]},{"given":"Chetan Kumar","family":"Dabhi","sequence":"additional","affiliation":[{"name":"University of California,Electrical Engineering Department,Berkely,CA,USA,94720"}]},{"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Stuttgart,Germany"}]},{"given":"Yogesh","family":"Singh Chauhan","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Kanpur,Electrical Engineering Department,Kanpur,India,208016"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870916"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724592"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2563322"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3005883"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1145\/1278480.1278485","article-title":"side-channel attack pitfalls","author":"tiri","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM47692.2020.9117979"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2994018"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3013569"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.836544"},{"key":"ref19","first-page":"1","article-title":"Differential power analysis of hmac sha-2 in the hamming weight model","author":"bela\u00efd","year":"2013","journal-title":"Security and Cryptography (SECRYPT) 2013 International Conference on IEEE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194595"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228808"},{"key":"ref6","first-page":"403","article-title":"A dynamic and differential cmos logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2559159"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2614432"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_31"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2794499"},{"key":"ref20","first-page":"3.4.1","article-title":"Work-function engineering in gate first technology for multi-vt dual-gate fdsoi cmos on utbox","author":"weber","year":"2010","journal-title":"2010 International Electron Devices Meeting"}],"event":{"name":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","start":{"date-parts":[[2022,6,19]]},"location":"Quebec City, QC, Canada","end":{"date-parts":[[2022,6,22]]}},"container-title":["2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9841660\/9841947\/09842186.pdf?arnumber=9842186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,16]],"date-time":"2022-08-16T03:19:52Z","timestamp":1660619992000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9842186\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,19]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/newcas52662.2022.9842186","relation":{},"subject":[],"published":{"date-parts":[[2022,6,19]]}}}