{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:47:58Z","timestamp":1730285278141,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,19]],"date-time":"2022-06-19T00:00:00Z","timestamp":1655596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,19]],"date-time":"2022-06-19T00:00:00Z","timestamp":1655596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,19]]},"DOI":"10.1109\/newcas52662.2022.9842211","type":"proceedings-article","created":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T19:33:34Z","timestamp":1659728014000},"page":"524-528","source":"Crossref","is-referenced-by-count":1,"title":["ASIP Accelerator for LUT-based Neural Networks Inference"],"prefix":"10.1109","author":[{"given":"Moussa","family":"Traore","sequence":"first","affiliation":[{"name":"Polytechnique Montr&#x00E9;al,Department of Computer and Software Engineering,Canada"}]},{"given":"J. M.","family":"Pierre Langlois","sequence":"additional","affiliation":[{"name":"Polytechnique Montr&#x00E9;al,Department of Computer and Software Engineering,Canada"}]},{"given":"Jean","family":"Pierre David","sequence":"additional","affiliation":[{"name":"Polytechnique Montr&#x00E9;al,Department of Electrical Engineering,Canada"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2020.107281"},{"article-title":"Training quantized nets: A deeper understanding","year":"2017","author":"li","key":"ref11"},{"article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or -1","year":"2016","author":"courbariaux","key":"ref12"},{"article-title":"Poet-bin: Power efficient tiny binary neurons","year":"2020","author":"chidambaram","key":"ref13"},{"article-title":"Nullanet: Training deep neural networks for reduced-memory-access inference","year":"2018","author":"nazemi","key":"ref14"},{"journal-title":"ASIP Designer Overview Manual","year":"2019","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"article-title":"Bitwise neural networks","year":"2016","author":"kim","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00055"},{"article-title":"An in-depth performance charac-terization of cpu- and gpu-based dnn training on modern architectures","year":"2017","author":"awan","key":"ref4"},{"key":"ref3","first-page":"10691","article-title":"Efficientnet: Rethinking model scaling for con-volutional neural networks","volume":"2019 june","author":"tan","year":"2019","journal-title":"36th International Conference on Machine Learning ICML 2019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762730"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.eng.2020.01.007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/13\/07\/P07027"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445088"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref1","article-title":"Language models are few-shot learners","volume":"5","author":"brown","year":"2020"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8030281"},{"article-title":"Lutnet: Learning fpga configurations for highly efficient neural network inference","year":"2019","author":"wang","key":"ref20"},{"key":"ref22","first-page":"755","article-title":"Learning and memorization","volume":"80","author":"chatterjee","year":"2018","journal-title":"Proceedings of the 35th International Conference on Machine Learning"},{"journal-title":"ASIP Designer Tvliw Core Processor Manual","year":"2019","author":"finlayson","key":"ref21"}],"event":{"name":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","start":{"date-parts":[[2022,6,19]]},"location":"Quebec City, QC, Canada","end":{"date-parts":[[2022,6,22]]}},"container-title":["2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9841660\/9841947\/09842211.pdf?arnumber=9842211","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,16]],"date-time":"2022-08-16T02:30:58Z","timestamp":1660617058000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9842211\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,19]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/newcas52662.2022.9842211","relation":{},"subject":[],"published":{"date-parts":[[2022,6,19]]}}}