{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:34:21Z","timestamp":1779381261072,"version":"3.53.1"},"reference-count":39,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,19]],"date-time":"2022-06-19T00:00:00Z","timestamp":1655596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,19]],"date-time":"2022-06-19T00:00:00Z","timestamp":1655596800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,19]]},"DOI":"10.1109\/newcas52662.2022.9842222","type":"proceedings-article","created":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T19:33:34Z","timestamp":1659728014000},"page":"465-469","source":"Crossref","is-referenced-by-count":3,"title":["An Open-Source RRAM Compiler"],"prefix":"10.1109","author":[{"given":"Dimitris","family":"Antoniadis","sequence":"first","affiliation":[{"name":"Imperial College London,Department of Electrical and Electronic Engineering,UK,SW7 2BT"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrea","family":"Mifsud","sequence":"additional","affiliation":[{"name":"Imperial College London,Department of Electrical and Electronic Engineering,UK,SW7 2BT"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peilong","family":"Feng","sequence":"additional","affiliation":[{"name":"Imperial College London,Department of Electrical and Electronic Engineering,UK,SW7 2BT"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Timothy G.","family":"Constandinou","sequence":"additional","affiliation":[{"name":"Imperial College London,Department of Electrical and Electronic Engineering,UK,SW7 2BT"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"A ReRAM memory compiler for monolithic 3D integrated circuits in a carbon nanotube process","volume":"18","author":"lee","year":"2021","journal-title":"ACM Journal on Emerging Technologies in Computing Systems (JETC)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2277715"},{"key":"ref33","first-page":"1192","article-title":"A 0.7 V single-supply SRAM with 0.495 µm2 cell in 65 nm technology utilizing self-write-back sense amplifier and cascaded bit line scheme","volume":"44","author":"kushida","year":"2009","journal-title":"IEEE JSSC"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164300"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2237572"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1134\/S106378501805022X"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/MDT.2010.96","article-title":"Fast-write Resistive RAM (RRAM) for embedded applications","volume":"28","author":"sheu","year":"2011","journal-title":"IEEE Design Test of Computers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746281"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/AEEICB.2016.7538307"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/S3S46989.2019.9320750"},{"key":"ref10","article-title":"Hybrid CMOS\/memristor circuit design methodology","author":"maheshwari","year":"2021","journal-title":"2012 arXiv preprint arXiv"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","volume":"453","author":"strukov","year":"2008","journal-title":"Nature"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1038\/s41598-019-55322-4","article-title":"An electrical characterisation methodology for benchmarking memristive device technologies","volume":"9","author":"stathopoulos","year":"2019","journal-title":"Scientific Reports"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS47672.2021.9531908"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2012.6334920"},{"key":"ref17","first-page":"59","article-title":"Design of sense amplifiers for non-volatile memory","author":"toli?","year":"2019","journal-title":"2019 42nd International Convention on Information and Communication Technology Electronics and Microelectronics (MIPRO)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCN.2017.8085666"},{"key":"ref19","article-title":"Cadence SKILL Language Reference Product Version ICADVM20.1","year":"2021","journal-title":"Cadence Design Systems"},{"key":"ref4","article-title":"FabMem: A multiported RAM and CAM compiler for superscalar design space exploration","author":"shah","year":"2010"},{"key":"ref28","article-title":"Calibre® Verification User’s Manual","year":"2020","journal-title":"Mentor Siemens"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"ref27","article-title":"Calibre® Interactive™ (New GUI) User’s Manual","year":"2020","journal-title":"Mentor Siemens"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EWME.2014.6877402"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491802"},{"key":"ref29","article-title":"OCEAN Reference Product Version ICADVM20.1","year":"2021","journal-title":"Cadence Design Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310253"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378778"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2961505"},{"key":"ref20","article-title":"Cadence SKILL Language User Guide Product Version ICADVM20.1","year":"2021","journal-title":"Cadence Design Systems"},{"key":"ref22","article-title":"Virtuoso Layout Suite XL User Guide Product Version IC6.1.8","year":"2021","journal-title":"Cadence Design Systems"},{"key":"ref21","article-title":"Virtuoso Analog Design Environment XL User Guide Product Version IC6.1.8","year":"2021","journal-title":"Cadence Design Systems"},{"key":"ref24","article-title":"Virtuoso ADE Explorer User Guide Product Version ICADVM20.1","year":"2021","journal-title":"Cadence Design Systems"},{"key":"ref23","article-title":"Virtuoso Schematic Editor User Guide Product Version ICADVM20.1","year":"2021","journal-title":"Cadence Design Systems"},{"key":"ref26","article-title":"Innovus User Guide Product Version 21.10","year":"2021","journal-title":"Cadence Design Systems"},{"key":"ref25","year":"2020","journal-title":"Cadence Design Systems"}],"event":{"name":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","location":"Quebec City, QC, Canada","start":{"date-parts":[[2022,6,19]]},"end":{"date-parts":[[2022,6,22]]}},"container-title":["2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9841660\/9841947\/09842222.pdf?arnumber=9842222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,16]],"date-time":"2022-08-16T02:58:25Z","timestamp":1660618705000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9842222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,19]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/newcas52662.2022.9842222","relation":{},"subject":[],"published":{"date-parts":[[2022,6,19]]}}}