{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T11:33:15Z","timestamp":1763811195707,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,26]],"date-time":"2023-06-26T00:00:00Z","timestamp":1687737600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,26]],"date-time":"2023-06-26T00:00:00Z","timestamp":1687737600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,26]]},"DOI":"10.1109\/newcas57931.2023.10198034","type":"proceedings-article","created":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T13:49:33Z","timestamp":1691416173000},"page":"1-2","source":"Crossref","is-referenced-by-count":4,"title":["Leakage Power Attack and Half Select Issue Resilient Split 8T SRAM Cell"],"prefix":"10.1109","author":[{"given":"Syed Farah","family":"Naz","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Jammu,J&K,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mansi","family":"Chawla","sequence":"additional","affiliation":[{"name":"Guru Nanak Dev Engineering College,Ludhiana,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ambika Prasad","family":"Shah","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Jammu,J&K,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"314","article-title":"A 28nm 256kb 6T-SRAM with 280mV improvement in Vmin using a dual-split-control assist scheme","volume":"58","author":"chang","year":"2015","journal-title":"IEEE ISSCC"},{"key":"ref3","first-page":"496","article-title":"A 65nm 4kb algorithm-dependent CIM SRAM unit-macro with 2.3ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography6020019"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2840132"},{"key":"ref2","first-page":"489","article-title":"A 40-nm 256kb 0.6-V operation half-select resilient 8T SRAM with sequential writing technique enabling 367mV Vddmin reduction","author":"terada","year":"2012","journal-title":"ISQED"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.22632\/ccs-2017-mcsp026"}],"event":{"name":"2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)","start":{"date-parts":[[2023,6,26]]},"location":"Edinburgh, United Kingdom","end":{"date-parts":[[2023,6,28]]}},"container-title":["2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10198027\/10198028\/10198034.pdf?arnumber=10198034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,28]],"date-time":"2023-08-28T13:41:52Z","timestamp":1693230112000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10198034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,26]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/newcas57931.2023.10198034","relation":{},"subject":[],"published":{"date-parts":[[2023,6,26]]}}}