{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:48:53Z","timestamp":1725670133988},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,26]],"date-time":"2023-06-26T00:00:00Z","timestamp":1687737600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,26]],"date-time":"2023-06-26T00:00:00Z","timestamp":1687737600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,26]]},"DOI":"10.1109\/newcas57931.2023.10198161","type":"proceedings-article","created":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:49:33Z","timestamp":1691430573000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Sensitivity Analysis of Memory Bandwidth on Column-superposed Versatile Linear CGRA"],"prefix":"10.1109","author":[{"given":"Tomoya","family":"Akabe","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology,Information Science Division of Information Science,Ikoma,Nara,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryotaro","family":"Funai","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Information Science Division of Information Science,Ikoma,Nara,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiko","family":"Nakashima","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Information Science Division of Information Science,Ikoma,Nara,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","article-title":"Automated design space exploration of cgra processing element architectures using frequent subgraph analysis","author":"melchert","year":"2021","journal-title":"arXiv preprint arXiv 2104 14155"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00010"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.2989149"},{"key":"ref4","first-page":"1","article-title":"An architecture-agnostic integer linear programming approach to cgra mapping","author":"chin","year":"2018","journal-title":"Proceedings of the 55th Annual Design Automation Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697354"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2015PAP0015"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00030"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2015.41"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00038"},{"journal-title":"Cramming More Components onto Integrated Circuits","year":"1965","author":"moore","key":"ref1"}],"event":{"name":"2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)","start":{"date-parts":[[2023,6,26]]},"location":"Edinburgh, United Kingdom","end":{"date-parts":[[2023,6,28]]}},"container-title":["2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10198027\/10198028\/10198161.pdf?arnumber=10198161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,28]],"date-time":"2023-08-28T17:41:29Z","timestamp":1693244489000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10198161\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,26]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/newcas57931.2023.10198161","relation":{},"subject":[],"published":{"date-parts":[[2023,6,26]]}}}