{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T16:27:59Z","timestamp":1755793679650,"version":"3.44.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/newcas64648.2025.11106996","type":"proceedings-article","created":{"date-parts":[[2025,8,14]],"date-time":"2025-08-14T18:34:19Z","timestamp":1755196459000},"page":"611-615","source":"Crossref","is-referenced-by-count":0,"title":["A Robust Fully Differential MAC Scheme Using Dummy Rows to Enhance the Signal Margin of Analog Compute-in-Memory Architecture"],"prefix":"10.1109","author":[{"given":"Dinesh","family":"Kushwaha","sequence":"first","affiliation":[{"name":"Indian Institute of Technology,Roorkee,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudeb","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Roorkee,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Roorkee,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3162602"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/vlsid57277.2023.00078"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/iscas58744.2024.10558054"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3168571"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/date54114.2022.9774748"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3329261"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/aicas57966.2023.10168599"}],"event":{"name":"2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)","location":"Paris, France","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11106950\/11106954\/11106996.pdf?arnumber=11106996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T05:15:28Z","timestamp":1755234928000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11106996\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/newcas64648.2025.11106996","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}