{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:37:21Z","timestamp":1780443441990,"version":"3.54.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/newcas64648.2025.11107015","type":"proceedings-article","created":{"date-parts":[[2025,8,14]],"date-time":"2025-08-14T18:34:19Z","timestamp":1755196459000},"page":"251-255","source":"Crossref","is-referenced-by-count":1,"title":["A Logic-Compatible 2T Gain-Cell eDRAM in 40-nm CMOS Process"],"prefix":"10.1109","author":[{"given":"Chia-Yu","family":"Chu","sequence":"first","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan,30013"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ping-Hsuan","family":"Hsieh","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan,30013"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chung-Yi","family":"Wang","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Department of Microelectronics,Hsinchu,Taiwan,30010"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6020005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-60402-2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3006496"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3123866"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2022.3232775"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820145"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2022.3182531"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206685"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2015.12.005"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056985"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2747087"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994601"}],"event":{"name":"2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)","location":"Paris, France","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11106950\/11106954\/11107015.pdf?arnumber=11107015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T20:58:55Z","timestamp":1769806735000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11107015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/newcas64648.2025.11107015","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}