{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T04:20:05Z","timestamp":1774326005326,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/newcas64648.2025.11107039","type":"proceedings-article","created":{"date-parts":[[2025,8,14]],"date-time":"2025-08-14T18:34:19Z","timestamp":1755196459000},"page":"470-474","source":"Crossref","is-referenced-by-count":1,"title":["Bi-Linearity of Back Gated Schottky Barrier Transistors on an Industrial 22nm FDSOI Platform for Efficient In-Hardware Matrix-Vector Multiplication and Addition"],"prefix":"10.1109","author":[{"given":"Juan P.","family":"Martinez","sequence":"first","affiliation":[{"name":"NaMLab gGmbH,Dresden,Germany,01187"}]},{"given":"Niladri","family":"Bhattacharjee","sequence":"additional","affiliation":[{"name":"NaMLab gGmbH,Dresden,Germany,01187"}]},{"given":"Yuxuan","family":"He","sequence":"additional","affiliation":[{"name":"NaMLab gGmbH,Dresden,Germany,01187"}]},{"given":"Giulio","family":"Galderisi","sequence":"additional","affiliation":[{"name":"NaMLab gGmbH,Dresden,Germany,01187"}]},{"given":"Ian","family":"O'Connor","sequence":"additional","affiliation":[{"name":"École Centrale de Lyon,Ecully,France,69134"}]},{"given":"Thomas","family":"Mikolajick","sequence":"additional","affiliation":[{"name":"NaMLab gGmbH,Dresden,Germany,01187"}]},{"given":"Jens","family":"Trommer","sequence":"additional","affiliation":[{"name":"NaMLab gGmbH,Dresden,Germany,01187"}]}],"member":"263","reference":[{"issue":"7553","key":"ref1","first-page":"436","article-title":"Deep learning","volume-title":"Nature","volume":"521","author":"LeCun","year":"2015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMI.2020.2968472"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TAI.2023.3311776"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3126685"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201902761"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.31"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tbcas.2018.2880425"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3279349"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202300762"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3108148"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s44287-023-00002-9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2570120"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM55494.2023.10103118"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-021-23719-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108381"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-022-34533-w"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS57931.2023.10198128"},{"key":"ref19","first-page":"1","article-title":"S2\u20132 Back-Bias Reconfigurable Field Effect Transistor: A Flexible Add-On Functionality for 22 nm FDSOI","volume-title":"2021 Silicon Nanoelectronics Workshop (SNW)","author":"Sessi","year":"2021"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.0c12595"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00027"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TAI.2024.3377147"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3229767"},{"key":"ref25","first-page":"229","article-title":"A Multiple-Precision Multiply and Accumulation Design with Multiply-Add Merged Strategy for AI Accelerating","volume-title":"Proceedings of the 26th Asia and South Pacific Design Automation Conference.","author":"Zhang"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2023.108779"}],"event":{"name":"2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)","location":"Paris, France","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11106950\/11106954\/11107039.pdf?arnumber=11107039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T05:18:00Z","timestamp":1755235080000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11107039\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/newcas64648.2025.11107039","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}