{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T16:29:05Z","timestamp":1755793745629,"version":"3.44.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/newcas64648.2025.11107161","type":"proceedings-article","created":{"date-parts":[[2025,8,14]],"date-time":"2025-08-14T18:34:19Z","timestamp":1755196459000},"page":"480-484","source":"Crossref","is-referenced-by-count":0,"title":["A Serial Transparent AXI Bridge for Cross-Chip Integration"],"prefix":"10.1109","author":[{"given":"Till","family":"Fiedler","sequence":"first","affiliation":[{"name":"Institute of Microelectronic Systems, Leibniz University Hannover,Hanover,Germany,30167"}]},{"given":"Jakob","family":"Marten","sequence":"additional","affiliation":[{"name":"Institute of Microelectronic Systems, Leibniz University Hannover,Hanover,Germany,30167"}]},{"given":"Dominik","family":"Langhorst","sequence":"additional","affiliation":[{"name":"Institute of Microelectronic Systems, Leibniz University Hannover,Hanover,Germany,30167"}]},{"given":"Holger","family":"Blume","sequence":"additional","affiliation":[{"name":"Institute of Microelectronic Systems, Leibniz University Hannover,Hanover,Germany,30167"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10136978"},{"key":"ref2","volume-title":"AXI Chip2Chip LogiCORE IP Product Guide (PG067) v5.0, Xilinx","year":"2022"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3277959"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287814"},{"key":"ref6","volume-title":"VCU128 Evaluation Board User Guide (UG1302) v1.2, Xilinx","year":"2022"},{"key":"ref7","volume-title":"JTAG to AXI Master Product Guide (PG174) v1.2, Xilinx","year":"2021"},{"key":"ref8","volume-title":"AXI Block RAM (BRAM) Controller Product Guide (PG078) v4. 1, Xilinx","year":"2019"},{"key":"ref9","article-title":"Aurora 64B\/66B Protocol Specification","year":"2014","journal-title":"Xilinx"},{"key":"ref10","volume-title":"UltraScale Architecture GTY Transceivers User Guide (UG578) v1. 3.1, Xilinx","year":"2021"}],"event":{"name":"2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)","location":"Paris, France","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11106950\/11106954\/11107161.pdf?arnumber=11107161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T05:06:31Z","timestamp":1755234391000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11107161\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/newcas64648.2025.11107161","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}