{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:52:46Z","timestamp":1730285566712,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/ngcas.2018.8572050","type":"proceedings-article","created":{"date-parts":[[2018,12,14]],"date-time":"2018-12-14T01:04:39Z","timestamp":1544749479000},"page":"21-24","source":"Crossref","is-referenced-by-count":5,"title":["Correlating Power Efficiency and Lifetime to Programming Strategies in RRAM-Based FPGAs"],"prefix":"10.1109","author":[{"given":"Cristian","family":"Zambelli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Castellari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Piero","family":"Olivo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2617597"},{"key":"ref11","first-page":"696","article-title":"ECOSCALE: Reconfigurable Computing and Runtime System for Future Exascale Systems","author":"iakovos mavroidis","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357183"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351161"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528079"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.3304167"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"2018","key":"ref16"},{"journal-title":"VPR and T-VPack Versatile Packing Placement and Routing for FPGAs","year":"2018","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062198"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2847600"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"63002","DOI":"10.1088\/0268-1242\/31\/6\/063002","article-title":"Resistive switching memories based on metal oxides: mechanisms, reliability and scaling","volume":"31","author":"ielmini","year":"2016","journal-title":"Semiconductor Science and Technology"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838348"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2805470"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2646758"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763216"}],"event":{"name":"2018 New Generation of CAS (NGCAS)","start":{"date-parts":[[2018,11,20]]},"location":"Valletta, Malta","end":{"date-parts":[[2018,11,23]]}},"container-title":["2018 New Generation of CAS (NGCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8554190\/8572037\/08572050.pdf?arnumber=8572050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T04:48:33Z","timestamp":1643258913000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8572050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ngcas.2018.8572050","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}