{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T14:16:53Z","timestamp":1770387413024,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/ngcas.2018.8572109","type":"proceedings-article","created":{"date-parts":[[2018,12,13]],"date-time":"2018-12-13T20:04:39Z","timestamp":1544731479000},"page":"186-189","source":"Crossref","is-referenced-by-count":4,"title":["Design and Performance of Virtually Nonvolatile Retention Flip-Flop Using Dual-Mode Inverters"],"prefix":"10.1109","author":[{"given":"Daiki","family":"Kitagata","sequence":"first","affiliation":[]},{"given":"Shuu'ichirou","family":"Yamamoto","sequence":"additional","affiliation":[]},{"given":"Satoshi","family":"Sugahara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","volume":"19","author":"lin","year":"2011","journal-title":"IEEE Trans on VLSI syst"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2007.897148","volume":"42","author":"kulkarni","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","year":"0"},{"key":"ref13","first-page":"192","author":"kawabuchi","year":"1998","journal-title":"ISSCC"},{"key":"ref14","first-page":"168","author":"kanno","year":"2002","journal-title":"IEEE VLSI Symp"},{"key":"ref15","first-page":"336","author":"kamei","year":"2004","journal-title":"ISSCC"},{"key":"ref4","first-page":"66","author":"jain","year":"2012","journal-title":"IEEE ISSCC"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1109\/JIOT.2016.2600569","volume":"3","author":"kamilaris","year":"2016","journal-title":"IEEE Internet of Things J"},{"key":"ref6","article-title":"ACM Trans. Design Automat","volume":"23","author":"boukhobza","year":"2017","journal-title":"Electron Syst"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/4.400426","volume":"30","author":"mutoh","year":"1995","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1049\/el.2011.1807","volume":"47","author":"yamamoto","year":"2011","journal-title":"IET Electron Lett"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1063\/1.3076895","volume":"105","author":"shuto","year":"2009","journal-title":"J Appl Phys"},{"key":"ref2","first-page":"1.2.1","author":"ionescu","year":"2017","journal-title":"IEEE IEDM"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1109\/MITP.2015.89","volume":"17","author":"cirani","year":"2015","journal-title":"IT Professional"},{"key":"ref9","volume":"44","author":"sugisaka","year":"2009","journal-title":"J of Solid-State Circuits"}],"event":{"name":"2018 New Generation of CAS (NGCAS)","location":"Valletta, Malta","start":{"date-parts":[[2018,11,20]]},"end":{"date-parts":[[2018,11,23]]}},"container-title":["2018 New Generation of CAS (NGCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8554190\/8572037\/08572109.pdf?arnumber=8572109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T18:46:32Z","timestamp":1643222792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8572109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ngcas.2018.8572109","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}