{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:09:16Z","timestamp":1766066956158,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/ngcas.2018.8572197","type":"proceedings-article","created":{"date-parts":[[2018,12,14]],"date-time":"2018-12-14T01:04:39Z","timestamp":1544749479000},"page":"62-65","source":"Crossref","is-referenced-by-count":5,"title":["Design of an STM32F4 Microcontroller Development Board for Switching Power Converters"],"prefix":"10.1109","author":[{"given":"W.","family":"Agius","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Scicluna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Zammit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Seguna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Scerri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/15.544310"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICEMIC.2003.1287762"},{"key":"ref12","first-page":"19","article-title":"PCB Layout Design for EMI\/EMC Compliance","author":"prakash chand","year":"2006","journal-title":"2006 9th International Conference on Electromagnetic Interference and Compatibility (INCEMIC 2006) INCEMIC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2004.1350029"},{"key":"ref14","first-page":"52","article-title":"Designing the optimal board for IC Testing","volume":"49","author":"sherry","year":"2010","journal-title":"EE-Evaluation Engineering"},{"key":"ref15","first-page":"8","article-title":"Proper grounding strategies","volume":"18","author":"o'hara","year":"2001","journal-title":"Printed Circuit Design"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1109\/15.974633","article-title":"EMI mitigation with multilayer power-bus stacks and via stitching of reference planes","volume":"43","author":"ye","year":"2001","journal-title":"IEEE Transactions on Electromagnetic Compatibility"},{"key":"ref17","first-page":"833","article-title":"The EMI benefits of ground plane stitching in multi-layer power bus stacks","author":"ye","year":"2000","journal-title":"Electromagnetic Compatibility 2000 IEEE International Symposium on"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090846"},{"journal-title":"High performance power distribution networks with on-chip decoupling capacitors for nanoscale integrated circuits","year":"2007","author":"popovich","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1988.20805"},{"journal-title":"High-Speed Signal Propagation Advanced Black Magic","year":"2003","author":"johnson","key":"ref3"},{"key":"ref6","first-page":"1661","article-title":"Analysis and measurement of small inductance of loops and vias on printed circuit board","author":"chen","year":"2003","journal-title":"Industrial Electronics Soc 2003 IECON 03 The 29th Annu Conf IEEE"},{"journal-title":"Improving the electromagnetic compatibility of integrated circuits na","year":"2002","author":"deutschmann","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SIITME.2009.5407375"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2003.1236598"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CoDIT.2016.7593533"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EDPE.2017.8123231"},{"key":"ref9","first-page":"108","article-title":"Optimization -£-eflection issues in high speed printed circuit hoards","author":"jagdale","year":"2010","journal-title":"Proceeauigs of the 12th international conference c _ _ _ Ietworking VLSI and signal processing"}],"event":{"name":"2018 New Generation of CAS (NGCAS)","start":{"date-parts":[[2018,11,20]]},"location":"Valletta, Malta","end":{"date-parts":[[2018,11,23]]}},"container-title":["2018 New Generation of CAS (NGCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8554190\/8572037\/08572197.pdf?arnumber=8572197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T13:32:50Z","timestamp":1643290370000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8572197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ngcas.2018.8572197","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}