{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:25:10Z","timestamp":1740101110723,"version":"3.37.3"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,22]],"date-time":"2022-10-22T00:00:00Z","timestamp":1666396800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,22]],"date-time":"2022-10-22T00:00:00Z","timestamp":1666396800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002386","name":"Cairo University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002386","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,22]]},"DOI":"10.1109\/niles56402.2022.9942424","type":"proceedings-article","created":{"date-parts":[[2022,11,14]],"date-time":"2022-11-14T22:01:26Z","timestamp":1668463286000},"page":"317-320","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Hardware\/Software Implementation for GoogLeNet Using Xilinx SDSoC"],"prefix":"10.1109","author":[{"given":"Mohamed N.","family":"Khalifa","sequence":"first","affiliation":[{"name":"Cairo University,Electronics and Communication Engineering Department,Giza,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rania O.","family":"Hassan","sequence":"additional","affiliation":[{"name":"Cairo University,Electronics and Communication Engineering Department,Giza,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar A.","family":"Nasr","sequence":"additional","affiliation":[{"name":"Cairo University,Electronics and Communication Engineering Department,Giza,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hassan","family":"Mostafa","sequence":"additional","affiliation":[{"name":"Cairo University,Electronics and Communication Engineering Department,Giza,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834439"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-020-9414-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2018.8631880"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/649057"},{"journal-title":"ScienceDirect","year":"2012","key":"ref16"},{"year":"2015","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"year":"2018","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IVS.2017.7995849"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Asia.2016.7804821"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2890150"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2884972"},{"key":"ref7","article-title":"ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network","author":"gschwend","year":"2016","journal-title":"vol Master ETH-Zurich Swiss Federal Institute of Technology Zurich"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MEES.2017.8248937"},{"key":"ref1","first-page":"1","article-title":"A survey of FPGA-based accelerators for convolutional neural networks","author":"mittal","year":"2018","journal-title":"Neural Computing and Applications"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1007\/s10470-020-01638-5","article-title":"Implementation of deep neural networks on fpga-cpu platform using xilinx sdsoc","volume":"106","author":"osama","year":"2021","journal-title":"Springer Analog Integrated Circuits and Signal Processing"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3126838"}],"event":{"name":"2022 4th Novel Intelligent and Leading Emerging Sciences Conference (NILES)","start":{"date-parts":[[2022,10,22]]},"location":"Giza, Egypt","end":{"date-parts":[[2022,10,24]]}},"container-title":["2022 4th Novel Intelligent and Leading Emerging Sciences Conference (NILES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9942273\/9942362\/09942424.pdf?arnumber=9942424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T20:02:15Z","timestamp":1671480135000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9942424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,22]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/niles56402.2022.9942424","relation":{},"subject":[],"published":{"date-parts":[[2022,10,22]]}}}