{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:11:03Z","timestamp":1773148263438,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/nocs.2009.5071439","type":"proceedings-article","created":{"date-parts":[[2009,6,16]],"date-time":"2009-06-16T17:10:05Z","timestamp":1245172205000},"page":"2-11","source":"Crossref","is-referenced-by-count":26,"title":["HiRA: A methodology for deadlock free routing in hierarchical networks on chip"],"prefix":"10.1109","author":[{"given":"Rickard","family":"Holsmark","sequence":"first","affiliation":[]},{"given":"Shashi","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[]},{"given":"Andres","family":"Mejia","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"energy- and performance-aware mapping for regular noc architectures","volume":"24","author":"hu","year":"2005","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"22","first-page":"1","article-title":"mapping of mpeg-4 decoding on a flexible architecture platform, media processors 2002, san jose, ca, usa","author":"van der tol","year":"2001","journal-title":"SPIE"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/49.105178"},{"key":"18","author":"fazzino","year":"0","journal-title":"Noxim - NoC simulator"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341514"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72905-1_40"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-33403-3_3"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2004.1412711"},{"key":"11","article-title":"hybrid noc with traffic monitoring and adaptive routing for future 3d integrated chips","author":"rantala","year":"2008","journal-title":"Digest of the Workshop on Diagnostic Services in Network-on-Chips"},{"key":"12","author":"jain","year":"2008","journal-title":"Performance and Energy Comparison of Electrical and Hybrid Photonic Networks for CMPs"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/30.793577"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"20","first-page":"1125","article-title":"case study: noc based next-generation wlan receiver design in transaction level","author":"yoon","year":"2006","journal-title":"Advanced Communication Technology 2006 ICACT 2006 The 8th International Conference"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639341"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1007\/11796435_38","article-title":"a method for router table compression for application specific routing in mesh topology noc architectures","author":"palesi","year":"2006","journal-title":"Proc of the SAMOS VI Workshop Embedded Computer Systems Architectures Modeling and Simulation"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.3"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224419"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"4","first-page":"278","article-title":"the turn model for adaptive routing","author":"glass","year":"1992","journal-title":"Computer Architecture 1992 Proceedings The 19th Annual International Symposium on"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.36"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2005.1596984"}],"event":{"name":"2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip","location":"La Jolla, CA, USA","start":{"date-parts":[[2009,5,10]]},"end":{"date-parts":[[2009,5,13]]}},"container-title":["2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5066987\/5071428\/05071439.pdf?arnumber=5071439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T21:02:27Z","timestamp":1497819747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/nocs.2009.5071439","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}