{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:02:14Z","timestamp":1725613334742},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/nocs.2009.5071440","type":"proceedings-article","created":{"date-parts":[[2009,6,16]],"date-time":"2009-06-16T17:10:05Z","timestamp":1245172205000},"page":"12-21","source":"Crossref","is-referenced-by-count":10,"title":["Using adaptive routing to compensate for performance heterogeneity"],"prefix":"10.1109","author":[{"given":"Yury","family":"Markovsky","sequence":"first","affiliation":[]},{"given":"Yatish","family":"Patel","sequence":"additional","affiliation":[]},{"given":"John","family":"Wawrzynek","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834241"},{"journal-title":"Toward a multiple clock\/voltage island design style for power-aware processors","year":"2005","author":"talpes","key":"13"},{"key":"14","first-page":"1396","article-title":"adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage","author":"tschanz","year":"2002","journal-title":"IEEE JSSC"},{"key":"11","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1145\/1278480.1278509","article-title":"voltage-frequency island partitioning for gals-based networks-on-chip","author":"ogras","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1007912.1007915"},{"key":"3","article-title":"ambient intelligence: giga-scale dreams and nano-scale realities","author":"deman","year":"2005","journal-title":"ISSCC Keynote Speech"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003301"},{"key":"1","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"vpr: a new packing, placement and routing tool for fpga research","author":"betz","year":"1997","journal-title":"Field-Programmable Logic and Applications"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253765"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479839"},{"key":"6","article-title":"dyad: smart routing for networks-on-chip","author":"hu","year":"2004","journal-title":"Design Automation Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.21"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013325"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839819"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261005"}],"event":{"name":"2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip","start":{"date-parts":[[2009,5,10]]},"location":"La Jolla, CA, USA","end":{"date-parts":[[2009,5,13]]}},"container-title":["2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5066987\/5071428\/05071440.pdf?arnumber=5071440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T21:02:27Z","timestamp":1497819747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/nocs.2009.5071440","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}