{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:59:41Z","timestamp":1776445181198,"version":"3.51.2"},"reference-count":59,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/nocs.2009.5071456","type":"proceedings-article","created":{"date-parts":[[2009,6,16]],"date-time":"2009-06-16T17:10:05Z","timestamp":1245172205000},"page":"93-102","source":"Crossref","is-referenced-by-count":138,"title":["Networks-on-chip in emerging interconnect paradigms: Advantages and challenges"],"prefix":"10.1109","author":[{"given":"Luca P.","family":"Carloni","sequence":"first","affiliation":[]},{"given":"Partha","family":"Pande","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ECOC.2008.4729469"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2008.31"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.000430"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/GROUP4.2008.4638077"},{"key":"39","article-title":"is 3d the next big thing in microprocessors?","author":"haensch","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"37","article-title":"multi-wavelength message routing in a non-blocking four-port bidirectional switch fabric for silicon photonic networks-on-chip","author":"lee","year":"2009","journal-title":"Optical Fiber Communications Conf (OFC)"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2006.888923"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.20"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2007.9"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/PS.2007.4300741"},{"key":"40","doi-asserted-by":"crossref","first-page":"562","DOI":"10.1145\/1278480.1278623","article-title":"interconnects in the third dimension: design challenges for 3d ics","author":"bernstein","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"23","article-title":"maximizing gflops-per-watt: high-bandwidth, low power photonic on-chip networks","author":"shacham","year":"2006","journal-title":"Third Watson Conference on Interaction between Architecture Circuits and Compilers (P = ac2)"},{"key":"24","first-page":"492","article-title":"leveraging optical technology in future bus-based chip multiprocessors","author":"kirman","year":"2006","journal-title":"Proc Int Symp Microarch (MICRO)"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.35"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.18"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.11"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.915376"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.32"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"5","article-title":"network on chip: an architecture for billion transistor era","author":"hemani","year":"2000","journal-title":"18th IEEE NorChip Conference"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.32"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044297"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.33"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"8","author":"philip","year":"2008","journal-title":"Handbook of 3D Integration"},{"key":"59","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2008.916912"},{"key":"58","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.017106"},{"key":"57","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"56","doi-asserted-by":"publisher","DOI":"10.1126\/science.1081294"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"55","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.915017"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484872"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"15","first-page":"142","article-title":"design of application-specific 3d networks-on-chip architectures","author":"yan","year":"2008","journal-title":"Proceedings of International Conference of Computer Design"},{"key":"16","first-page":"30","article-title":"a low-radix and low-diameter 3d interconnection network design","author":"xu","year":"2009","journal-title":"Proc Int l Symp High-Performance Computer Architecture"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"},{"key":"11","author":"de micheli","year":"2006","journal-title":"NetWorks On Chips"},{"key":"12","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"design and management of 3d chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proceedings of International Symposium on Computer Architecture"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900236"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.86"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353649"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/LEOS.2008.4688609"},{"key":"47","year":"0"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658639"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.73.195416"},{"key":"52","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200601187"},{"key":"53","doi-asserted-by":"publisher","DOI":"10.1021\/nl049607u"},{"key":"54","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.877430"},{"key":"50","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.2007.905867"}],"event":{"name":"2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip","location":"La Jolla, CA, USA","start":{"date-parts":[[2009,5,10]]},"end":{"date-parts":[[2009,5,13]]}},"container-title":["2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5066987\/5071428\/05071456.pdf?arnumber=5071456","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T21:02:27Z","timestamp":1497819747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071456\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":59,"URL":"https:\/\/doi.org\/10.1109\/nocs.2009.5071456","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}