{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:54:15Z","timestamp":1730285655367,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/nocs.2009.5071464","type":"proceedings-article","created":{"date-parts":[[2009,6,16]],"date-time":"2009-06-16T17:10:05Z","timestamp":1245172205000},"page":"163-172","source":"Crossref","is-referenced-by-count":9,"title":["Configurable emulated shared memory architecture for general purpose MP-SOCs and NOC regions"],"prefix":"10.1109","author":[{"given":"Martti","family":"Forsell","sequence":"first","affiliation":[]}],"member":"263","reference":[{"journal-title":"Survey of Network-on-chip Proposals White paper OCP-IP","year":"2008","author":"salminen","key":"19"},{"key":"22","article-title":"lee, models for advancing pram and other algorithms into parallel programs for a pram-on-chip platform","author":"vishkin","year":"2008","journal-title":"Handbook of Parallel Computing - Models Algorithms and Applications"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810800"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(91)90005-P"},{"year":"0","key":"15"},{"article-title":"studies on the realization of pram","year":"1996","author":"leppaleppa?nen","key":"16"},{"year":"2007","key":"13"},{"journal-title":"Introduction to Parallel Algorithms","year":"1992","author":"jaja","key":"14"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2003","author":"hennessy","key":"11"},{"journal-title":"Computing Research Overview","year":"2006","author":"terascale","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/79173.79181"},{"key":"3","first-page":"738","article-title":"dynamic perfect hashing: upper and lower bounds, slam","volume":"23","author":"dietzfelbinger","year":"1994","journal-title":"The Computer J"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/357114.357116"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/77726.255132"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/36.8.756"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/800133.804339"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044299"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(02)00064-4"},{"key":"5","volume":"2","author":"forsell","year":"1997","journal-title":"Implementation of Instruction-Level and Thread-Level Parallelism in Computers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801649"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.321972"},{"key":"8","first-page":"1","article-title":"high-bandwidth on-chip communication architecture for general purpose computing","volume":"4","author":"forsell","year":"2005","journal-title":"Proceedings of the World Multiconference on Systemics Cybernetics and Informatics"}],"event":{"name":"2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip","start":{"date-parts":[[2009,5,10]]},"location":"La Jolla, CA, USA","end":{"date-parts":[[2009,5,13]]}},"container-title":["2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5066987\/5071428\/05071464.pdf?arnumber=5071464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:58:27Z","timestamp":1489769907000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/nocs.2009.5071464","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}