{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:11:41Z","timestamp":1767262301664},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/nocs.2009.5071470","type":"proceedings-article","created":{"date-parts":[[2009,6,16]],"date-time":"2009-06-16T13:10:05Z","timestamp":1245157805000},"page":"214-223","source":"Crossref","is-referenced-by-count":9,"title":["A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network"],"prefix":"10.1109","author":[{"given":"Anh T.","family":"Tran","sequence":"first","affiliation":[]},{"given":"Dean N.","family":"Truong","sequence":"additional","affiliation":[]},{"given":"Bevan M.","family":"Baas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771787"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"15","first-page":"174","article-title":"implementing tile-based chip multiprocessors with gals clocking styles","author":"yu","year":"2006","journal-title":"Int Conf Computer Design (ICCD)"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.30"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.16"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.164"},{"key":"12","doi-asserted-by":"crossref","first-page":"746","DOI":"10.1145\/1278480.1278667","article-title":"thousand core chipsa technology perspective","author":"borkar","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"21","first-page":"123","article-title":"system level analysis of fast, per-core dvfs using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc Int Symp High Performance Computer Architecture (HPCA)"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977355"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492732"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585936"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.66"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903938"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.18"},{"key":"29","article-title":"a complete realtime 802.11a baseband receiver implemented on an array of programmable processors","author":"tran","year":"2008","journal-title":"Asilomar Conference on Signals Systems and Computers (ACSSC)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373611"},{"key":"10","first-page":"732","article-title":"reducing power in high-performance microprocessors","author":"tiwari","year":"1998","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"journal-title":"Computer Architecture A Quantitative Approach Morgan Kaufmann SF","year":"2007","author":"hennessy","key":"1"},{"key":"7","first-page":"98","article-title":"an 80-tile 1.28 tflops networks-on-chip in 65nm cmos","author":"vangal","year":"2007","journal-title":"Dig Int Solid-State Circuits Conf (ISSCC)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.29"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696061"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"8","first-page":"88","article-title":"tile64 processor: a 64-core soc with mesh interconnect","author":"bell","year":"2008","journal-title":"Dig Int Solid-State Circuits Conf (ISSCC)"}],"event":{"name":"2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip","start":{"date-parts":[[2009,5,10]]},"location":"La Jolla, CA, USA","end":{"date-parts":[[2009,5,13]]}},"container-title":["2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5066987\/5071428\/05071470.pdf?arnumber=5071470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T17:02:27Z","timestamp":1497805347000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071470\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/nocs.2009.5071470","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}