{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:33:44Z","timestamp":1729611224278,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/nocs.2009.5071472","type":"proceedings-article","created":{"date-parts":[[2009,6,16]],"date-time":"2009-06-16T13:10:05Z","timestamp":1245157805000},"page":"234-243","source":"Crossref","is-referenced-by-count":3,"title":["Estimating reliability and throughput of source-synchronous wave-pipelined interconnect"],"prefix":"10.1109","author":[{"given":"Paul","family":"Teehan","sequence":"first","affiliation":[]},{"given":"Guy G.F.","family":"Lemieux","sequence":"additional","affiliation":[]},{"given":"Mark R.","family":"Greenstreet","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/ASPDAC.2005.1466144"},{"year":"2008","author":"teehan","journal-title":"Reliable high-throughput FPGA interconnect using source-synchronous surfing and wave pipelining","key":"15"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1145\/996566.996806"},{"key":"13","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1145\/196244.196425","article-title":"on testing wave pipelined circuits","author":"shyur","year":"1994","journal-title":"31st Design Automation Conference"},{"year":"1999","author":"sutherland","journal-title":"Logical Effort Designing Fast CMOS Circuits","key":"14"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/IEDM.2007.4419002"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/MDT.2004.34"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/ASYNC.2007.20"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/1353610.1353620"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/JSSC.2004.842853"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1145\/1353610.1353621"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ISCAS.1992.230020"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ISCAS.2008.4541943"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TVLSI.2007.902209"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ISVLSI.2005.45"},{"key":"9","first-page":"292599","article-title":"clock distribution on a dual-core, multi-threaded itanium\/sup\/spl reg\/\/-family processor","volume":"1","author":"mahoney","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/611843.611844"}],"event":{"name":"2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip","start":{"date-parts":[[2009,5,10]]},"location":"La Jolla, CA, USA","end":{"date-parts":[[2009,5,13]]}},"container-title":["2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5066987\/5071428\/05071472.pdf?arnumber=5071472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T17:02:27Z","timestamp":1497805347000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071472\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/nocs.2009.5071472","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}