{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:03Z","timestamp":1759147563113},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/nocs.2009.5071473","type":"proceedings-article","created":{"date-parts":[[2009,6,16]],"date-time":"2009-06-16T13:10:05Z","timestamp":1245157805000},"page":"244-249","source":"Crossref","is-referenced-by-count":22,"title":["Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture"],"prefix":"10.1109","author":[{"given":"Daniele","family":"Ludovici","sequence":"first","affiliation":[]},{"given":"Alessandro","family":"Strano","sequence":"additional","affiliation":[]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Georgi N.","family":"Gaydadjiev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","DOI":"10.1109\/NOCS.2007.40","article-title":"solutions for real chip implementation issues of","author":"kim","year":"2007","journal-title":"Int Symp on Networks-on-Chips"},{"journal-title":"Circuits Multi-Projects Multi-Project Circuits","year":"0","key":"22"},{"key":"17","article-title":"mesochronous clocking and communication in on-chip networks","author":"wiklund","year":"2003","journal-title":"Proc Swedish System-on-Chip Conf"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.NANONET2007.2256"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696233"},{"key":"16","first-page":"68","article-title":"timing measurements of synchronization circuits, int. symp. on advanced research in asynch","author":"semiat","year":"2003","journal-title":"Circuits and Systems"},{"key":"13","first-page":"3","article-title":"implementing a stari chip","author":"greenstreet","year":"1995","journal-title":"ICCD"},{"key":"14","first-page":"71","author":"edmanand","year":"2004","journal-title":"Timing Closure through Globally Syn-chronous Timing Portioned Design Methodology"},{"key":"11","first-page":"605","article-title":"a new mesochronous clocking scheme for synchronization in soc","author":"mesgarzadeh","year":"2002","journal-title":"ISCAS"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1996.497606"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.1"},{"key":"3","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1109\/NOCS.2007.14","article-title":"bi-synchronous fifo for synchronous circuit communication well suited for network-on-chip in gals architectures","author":"panades","year":"2007","journal-title":"Int Symp on Networks-on-Chip"},{"key":"20","article-title":"physical implementation of the dspin network-on-chip in the faust architecture","author":"panades","year":"2008","journal-title":"Int Symp on Networks-on-Chip"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696233"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/82.917781"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1155\/2007\/95402","article-title":"variation-tolerant and low-power source-synchronous multi-cycle on-chip interconnection scheme","author":"ghoneima","year":"2007","journal-title":"VLSI Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346236"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.48"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"8","article-title":"developing mesochronous synchronizers to enable 3d nocs","author":"loi","year":"2007","journal-title":"VLSI Design"}],"event":{"name":"2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip","start":{"date-parts":[[2009,5,10]]},"location":"La Jolla, CA, USA","end":{"date-parts":[[2009,5,13]]}},"container-title":["2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5066987\/5071428\/05071473.pdf?arnumber=5071473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T17:02:27Z","timestamp":1497805347000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071473\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/nocs.2009.5071473","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}