{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:36:16Z","timestamp":1729665376273,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/nocs.2009.5071474","type":"proceedings-article","created":{"date-parts":[[2009,6,16]],"date-time":"2009-06-16T17:10:05Z","timestamp":1245172205000},"page":"250-255","source":"Crossref","is-referenced-by-count":8,"title":["Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers"],"prefix":"10.1109","author":[{"given":"Young Hoon","family":"Kang","sequence":"first","affiliation":[]},{"given":"Taek-Jun","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Jeff","family":"Draper","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.6"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492722"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594676"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871531"},{"key":"3","article-title":"principles and practices of interconnection networks","author":"dally","year":"2003","journal-title":"Morgan Kaufmann Publishers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/71.689441"},{"key":"7","article-title":"power-driven design of router microarchitectures in on-chip networks","author":"wang","year":"2003","journal-title":"Proceedings of the 36th Annual International Symposium on Microarchitecture"},{"key":"6","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/40.566196","article-title":"scalable pipelined interconnect for distributed endpoint routing: the sgi spider chip","volume":"17","author":"galles","year":"1997","journal-title":"IEEE Micro"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134508"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006717","article-title":"low-latency virtual-channel routers for on-chip networks","author":"mullins","year":"2004","journal-title":"Proc International Symposium on Computer Architecture"}],"event":{"name":"2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip","start":{"date-parts":[[2009,5,10]]},"location":"La Jolla, CA, USA","end":{"date-parts":[[2009,5,13]]}},"container-title":["2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5066987\/5071428\/05071474.pdf?arnumber=5071474","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T21:02:26Z","timestamp":1497819746000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071474\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/nocs.2009.5071474","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}