{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:55:26Z","timestamp":1742396126190,"version":"3.37.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/nocs.2009.5071477","type":"proceedings-article","created":{"date-parts":[[2009,6,16]],"date-time":"2009-06-16T17:10:05Z","timestamp":1245172205000},"page":"276-285","source":"Crossref","is-referenced-by-count":44,"title":["Exploring concentration and channel slicing in on-chip network router"],"prefix":"10.1109","author":[{"given":"Prabhat","family":"Kumar","sequence":"first","affiliation":[]},{"given":"Yan","family":"Pan","sequence":"additional","affiliation":[]},{"given":"John","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Gokhan","family":"Memik","sequence":"additional","affiliation":[]},{"given":"Alok","family":"Choudhary","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"17","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"multifacet's general execution-driven multiprocessor simulator (gems) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305194"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771803"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1987.1096719"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658641"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302743"},{"key":"20","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1145\/1028176.1006717","article-title":"low-latency virtual-channel routers for on-chip networks","author":"mullins","year":"2004","journal-title":"Proc of the International Symposium on Computer Architecture (ISCA)"},{"year":"0","key":"22"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.19"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.40"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183551"},{"key":"26","first-page":"29","volume":"43","author":"vangal","year":"2008","journal-title":"An 80-tile sub-100-w teraflops processor in 65-nm cmos"},{"key":"27","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"article-title":"garnet: a detailed interconnection network model inside a full-system simulation framework","year":"2008","author":"agarwal","key":"3"},{"key":"2","article-title":"tile processor: embedded multicore for networking and multimedia","author":"agarwal","year":"2007","journal-title":"Hot Chips 19"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798252"},{"journal-title":"Cray XI","year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1053355.1053360"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"8"}],"event":{"name":"2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip","start":{"date-parts":[[2009,5,10]]},"location":"La Jolla, CA, USA","end":{"date-parts":[[2009,5,13]]}},"container-title":["2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5066987\/5071428\/05071477.pdf?arnumber=5071477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,10]],"date-time":"2025-02-10T04:58:42Z","timestamp":1739163522000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/nocs.2009.5071477","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}