{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T22:23:58Z","timestamp":1750544638538,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/nocs.2014.7008761","type":"proceedings-article","created":{"date-parts":[[2015,1,19]],"date-time":"2015-01-19T21:46:01Z","timestamp":1421703961000},"page":"49-56","source":"Crossref","is-referenced-by-count":6,"title":["An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs"],"prefix":"10.1109","author":[{"given":"Gaoming","family":"Du","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miao","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minglun","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunhua","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000673"},{"key":"15","volume":"2050","author":"le boudec","year":"2001","journal-title":"Network Calculus A Theory of Deterministic Queuing Systems for the Internet"},{"journal-title":"SoCLib simulation environment","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380469"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2160348"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2010.77"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/146628.140384"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/18.61109"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/37627"},{"key":"10","article-title":"Nisar: An axi compliant on-chip ni architecture offering transaction reordering processing","author":"yang","year":"0","journal-title":"ASICON '07"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2008.171"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.09.007"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCCON.2009.5398072"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043572"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090821"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391585"}],"event":{"name":"2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS)","start":{"date-parts":[[2014,9,17]]},"location":"Ferrara, Italy","end":{"date-parts":[[2014,9,19]]}},"container-title":["2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7000615\/7008746\/07008761.pdf?arnumber=7008761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:48:18Z","timestamp":1490305698000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7008761\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/nocs.2014.7008761","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}