{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:45:46Z","timestamp":1761561946029,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/nocs.2014.7008772","type":"proceedings-article","created":{"date-parts":[[2015,1,20]],"date-time":"2015-01-20T02:46:01Z","timestamp":1421721961000},"page":"135-142","source":"Crossref","is-referenced-by-count":11,"title":["ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture"],"prefix":"10.1109","author":[{"given":"I.","family":"Seitanidis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Psarras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Kalligeros","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Nicopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Dimitrakopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398332"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.253"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.39"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.14"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.10"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339135"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.03.008"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003999"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763109"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999965"},{"key":"22","article-title":"Logic BIST applications and usage whitepaper","author":"graphics","year":"2010","journal-title":"Silicon test and yield analysis"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751932"},{"key":"24","article-title":"A 2Tb\/s 6x4 mesh network with DVFS and 2.3Tb\/s\/W router in 45nm CMOS","author":"salihundam","year":"2010","journal-title":"Symp VLSI Circuits"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.25"},{"key":"27","first-page":"336","article-title":"Hope: An efficient parallel fault simulator for synchronous sequential circuits","author":"lee","year":"1992","journal-title":"DAC"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348288"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169049"},{"key":"3","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (gems) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGARCH Comput Archit News"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134508"},{"journal-title":"Microarchitecture of Network-on-Chip Routers A Designer's Perspective","year":"2014","author":"dimitrakopoulos","key":"10"},{"key":"1","article-title":"NoC interconnect improves SoC economics","author":"handy","year":"2011","journal-title":"Objective Analysis - Semiconductor Market Research"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798250"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081402"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155631"},{"key":"5","first-page":"188","article-title":"Low-latency virtualchannel routers for on-chip networks","author":"mullins","year":"2004","journal-title":"ISCA"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558397"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378673"}],"event":{"name":"2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS)","start":{"date-parts":[[2014,9,17]]},"location":"Ferrara, Italy","end":{"date-parts":[[2014,9,19]]}},"container-title":["2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7000615\/7008746\/07008772.pdf?arnumber=7008772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T03:54:57Z","timestamp":1498190097000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7008772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/nocs.2014.7008772","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}