{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:08:40Z","timestamp":1725664120707},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/nocs.2014.7008773","type":"proceedings-article","created":{"date-parts":[[2015,1,20]],"date-time":"2015-01-20T02:46:01Z","timestamp":1421721961000},"page":"143-150","source":"Crossref","is-referenced-by-count":1,"title":["Using packet information for efficient communication in NoCs"],"prefix":"10.1109","author":[{"given":"Prasanna","family":"Venkatesh Rengasamy","sequence":"first","affiliation":[]},{"given":"Madhu","family":"Mutyam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"229","article-title":"Virtual circuit tree multicasting: A case for onchip hardware multicast support","author":"jerger","year":"2008","journal-title":"ISCA IEEE"},{"key":"17","article-title":"Elevator-first: A deadlock-free distributed routing algorithm for vertically partially connected 3d-nocs","author":"dubois","year":"2011","journal-title":"Computers IEEE Transactions on"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2011.11"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"15","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/2380445.2380476","article-title":"The roce-bush router: A case for routing-centric dimensional decomposition for low-latency 3d noc routers","author":"salas","year":"2012","journal-title":"Ser CODES+ISSS"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176490"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"12","first-page":"657","article-title":"A hybrid soc interconnect with dynamic tdmabased transaction-less buses and on-chip networks","author":"richardson","year":"2006","journal-title":"VLSI Design"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019758"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/IranianCEE.2013.6599754"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798238"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647589"},{"key":"24","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"25","article-title":"PARSEC 2.0: A new benchmark suite for chipmultiprocessors","author":"bienia","year":"2009","journal-title":"Proceedings of the 5th Annual Workshop on Modeling Benchmarking and Simulation"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155631"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"year":"0","key":"29"},{"key":"3","article-title":"The odd-even turn model for adaptive routing","author":"chiu","year":"2000","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558405"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"30","first-page":"130","article-title":"Design and management of 3d chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"ISCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1872007.1872030"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/996566.996638","article-title":"Dyad: Smart routing for networks-on-chip","author":"hu","year":"2004","journal-title":"DAC"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434030"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753324"},{"key":"9","article-title":"HPRA: A pro-active hotspot-preventive highperformance routing algorithm for networks-on-chips","author":"kakoulli","year":"2012","journal-title":"ICCD"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484871"}],"event":{"name":"2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS)","start":{"date-parts":[[2014,9,17]]},"location":"Ferrara, Italy","end":{"date-parts":[[2014,9,19]]}},"container-title":["2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7000615\/7008746\/07008773.pdf?arnumber=7008773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T04:29:38Z","timestamp":1690864178000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7008773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/nocs.2014.7008773","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}