{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:56:33Z","timestamp":1725612993938},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/nocs.2016.7579325","type":"proceedings-article","created":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T21:38:55Z","timestamp":1475530735000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["Using benes networks at fault-tolerant and deflection routing based network-on-chips"],"prefix":"10.1109","author":[{"given":"Armin","family":"Runge","sequence":"first","affiliation":[]},{"given":"Reiner","family":"Kolla","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1964.tb04102.x"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2522968.2522976"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509555"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786591"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048399"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1524\/itit.2010.0592"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.9"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784672"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380859"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref6","first-page":"2010","article-title":"Chipper: A low-complexity bufferless deflection router","author":"fallin","year":"2010","journal-title":"Carnegie Mellon University Tech Rep"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786585"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.8"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811101"},{"key":"ref1","article-title":"Thousand core chips - a technology perspecitve","author":"borkar","year":"2007","journal-title":"DAC"},{"journal-title":"Switching Theory Architecture and Performance in Broadband ATM Networks","year":"1998","author":"pattavina","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921254"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2204909"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.42"}],"event":{"name":"2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)","start":{"date-parts":[[2016,8,31]]},"location":"Nara, Japan","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7579033\/7579313\/07579325.pdf?arnumber=7579325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,12]],"date-time":"2016-10-12T02:53:59Z","timestamp":1476240839000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7579325\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/nocs.2016.7579325","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}