{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T15:41:36Z","timestamp":1759160496948},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/nocs.2016.7579327","type":"proceedings-article","created":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T17:38:55Z","timestamp":1475516335000},"page":"1-4","source":"Crossref","is-referenced-by-count":17,"title":["Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers"],"prefix":"10.1109","author":[{"given":"Ishan G.","family":"Thakkar","sequence":"first","affiliation":[]},{"given":"Sai Vineel Reddy","family":"Chittamuru","sequence":"additional","affiliation":[]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Semiconductor Optical Amplifiers","year":"2002","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742067"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2602155"},{"key":"ref15","article-title":"CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory","author":"chen","year":"2012","journal-title":"DATE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2567940"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722211"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629453"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2402172"},{"key":"ref3","article-title":"Runtime Management of Laser Power in Sili-con-Photonic Multibus NoC Architecture","author":"chen","year":"2013","journal-title":"IEEE JSTQE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2013.2257718"},{"key":"ref5","article-title":"Design of a Bufferless Photonic Clos Net-work-on-Chip Architecture","author":"kao","year":"2014","journal-title":"IEEE TC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1970406.1970409"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416626"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742118"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558413"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2011.2112763"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898063"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2947357.2947362"}],"event":{"name":"2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)","start":{"date-parts":[[2016,8,31]]},"location":"Nara","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7579033\/7579313\/07579327.pdf?arnumber=7579327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T18:31:45Z","timestamp":1580927505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7579327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/nocs.2016.7579327","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}