{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:27:23Z","timestamp":1759332443723},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/nocs.2016.7579328","type":"proceedings-article","created":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T21:38:55Z","timestamp":1475530735000},"page":"1-8","source":"Crossref","is-referenced-by-count":16,"title":["Multi-bit transient fault control for NoC links using 2D fault coding method"],"prefix":"10.1109","author":[{"given":"Xiaowen","family":"Chen","sequence":"first","affiliation":[]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Yuanwu","family":"Lei","sequence":"additional","affiliation":[]},{"given":"Yaohua","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Shenggang","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Accelerated testing of a 90nm SPARC64V microprocessor for neutron SER","author":"ando","year":"2007","journal-title":"2nd Workshop on System Effects of Logic Soft Errors"},{"key":"ref11","first-page":"235","article-title":"Terror correction coding: Mathematical methods and algorithms","author":"moon","year":"2005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.NANONET2007.2035"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.20"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380799"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.29"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036362"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"year":"0","key":"ref4","article-title":"Tsmc technology data"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848816"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2013.28"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.40"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2522968.2522976"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2360686"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"ref1","first-page":"1957","article-title":"A spare router based reliable network-on-chip design","author":"navonil chatterjee","year":"2014","journal-title":"Proc of the IEEE Int'l Symp on Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"}],"event":{"name":"2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)","start":{"date-parts":[[2016,8,31]]},"location":"Nara, Japan","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7579033\/7579313\/07579328.pdf?arnumber=7579328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,12]],"date-time":"2016-10-12T02:54:53Z","timestamp":1476240893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7579328\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/nocs.2016.7579328","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}