{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:46:56Z","timestamp":1774687616737,"version":"3.50.1"},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/nocs.2016.7579331","type":"proceedings-article","created":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T17:38:55Z","timestamp":1475516335000},"page":"1-8","source":"Crossref","is-referenced-by-count":17,"title":["Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive"],"prefix":"10.1109","author":[{"given":"Mahdi","family":"Tala","sequence":"first","affiliation":[]},{"given":"Marco","family":"Castellari","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Balboni","sequence":"additional","affiliation":[]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2007.906300"},{"key":"ref38","article-title":"A CAD tool for system-on-chip placement and routing with free space optical interconnect","author":"seo","year":"2002","journal-title":"Conference on Computer Design VLSI in Computers and Processors"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763133"},{"key":"ref32","year":"0"},{"key":"ref31","year":"0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2370892"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref35","year":"0"},{"key":"ref34","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555808"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629983"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555809"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1970406.1970410"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.323"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SOPO.2011.5780550"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763134"},{"key":"ref17","article-title":"Reduction Methods for adopting network on chip topologies to 3D Architectures","author":"le beux a","year":"2012","journal-title":"Microprocessors and Microsvstems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.121"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.29"},{"key":"ref28","article-title":"Resolving the thermal challenges for silicon microring resonator devices","author":"padmaraju","year":"2013","journal-title":"Nanophotonics"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.31"},{"key":"ref27","article-title":"New Logic Synthesis as Nanotechnology Enabler","volume":"103","author":"micheli","year":"2015","journal-title":"Proceedings of the IEEE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000115"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.70"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.320"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854332"},{"key":"ref8","article-title":"A low-power fat-tree-based optical network-on-chip formultiprocessor system-on-chip","author":"gu","year":"0","journal-title":"DATE2009"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484059"},{"key":"ref2","article-title":"Re-architecting DRAM memory systems with mono-lithically integrated silicon photonics","author":"beamer","year":"0","journal-title":"ISCA2010"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071460"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2008.35","article-title":"Corona: System implications of emerging nanophotonic technology","author":"vantrease","year":"2008","journal-title":"Int Symp Comput Architecture"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691109"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081645"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3336"},{"key":"ref42","article-title":"Design and synthesis of hybrid nanophotonic application specific 3D network-on-chip architectures","author":"bahirat","year":"2014","journal-title":"SiPhotonics"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193932"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2317575"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2602155"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.320"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364438"}],"event":{"name":"2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)","location":"Nara, Japan","start":{"date-parts":[[2016,8,31]]},"end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7579033\/7579313\/07579331.pdf?arnumber=7579331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T20:16:34Z","timestamp":1498335394000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7579331\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/nocs.2016.7579331","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}