{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:36:36Z","timestamp":1777127796814,"version":"3.51.4"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/nocs.2018.8512153","type":"proceedings-article","created":{"date-parts":[[2018,10,30]],"date-time":"2018-10-30T10:00:44Z","timestamp":1540893644000},"page":"1-8","source":"Crossref","is-referenced-by-count":17,"title":["NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators"],"prefix":"10.1109","author":[{"given":"Davide","family":"Giri","sequence":"first","affiliation":[]},{"given":"Paolo","family":"Mantovani","sequence":"additional","affiliation":[]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744879"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0438"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.19"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657039"},{"key":"ref11","article-title":"An analysis of accelerator coupling in heterogeneous architectures","author":"cota","year":"2015","journal-title":"Proc of DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783751"},{"key":"ref13","article-title":"Route packets, not wires: On-chip intecon-nection networks","author":"dally","year":"2001","journal-title":"Proc of DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596667"},{"key":"ref15","article-title":"The case for Embedded Scalable Platforms","author":"carloni","year":"2016","journal-title":"Proc of DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968509"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8157-6_71"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2276399"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.2200\/S00346ED1V01Y201104CAC016"},{"key":"ref28","article-title":"The Effect and Technique of System Coherence in ARM Multicore Technology","author":"goodacre","year":"2008","journal-title":"MPSoC"},{"key":"ref4","article-title":"Easing heterogeneous cache coherent SoC design using Arteris Ncore interconnect IP","author":"case","year":"2016","journal-title":"the Linley Group"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2009.2036980"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.1147\/JRD.2013.2280090","article-title":"IBM POWER7+ processor on-chip accelerators for cryptography and active memory expansion","author":"blaner","year":"2013","journal-title":"IBM J Research & Development"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.42"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372638"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086727"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2480849"},{"key":"ref20","article-title":"System-level optimization of accelerator local memory for heterogeneous systems-on-chip","author":"pilato","year":"2017","journal-title":"IEEE Trans on CAD"},{"key":"ref22","article-title":"An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems","author":"mantovani","year":"2016","journal-title":"Proc of DAC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435266"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750421"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2013.7478303"},{"key":"ref25","author":"shao","year":"2015","journal-title":"Research Infrastructures for Hardware Accelerators Morgan & Claypool"}],"event":{"name":"2018 Twelfth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)","location":"Turin","start":{"date-parts":[[2018,10,4]]},"end":{"date-parts":[[2018,10,5]]}},"container-title":["2018 Twelfth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8501313\/8512146\/08512153.pdf?arnumber=8512153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T21:50:21Z","timestamp":1643233821000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8512153\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/nocs.2018.8512153","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}