{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:24:47Z","timestamp":1764332687764,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/nocs.2018.8512159","type":"proceedings-article","created":{"date-parts":[[2018,10,30]],"date-time":"2018-10-30T10:00:44Z","timestamp":1540893644000},"page":"1-8","source":"Crossref","is-referenced-by-count":22,"title":["DAPPER: Data Aware Approximate NoC for GPGPU Architectures"],"prefix":"10.1109","author":[{"given":"Venkata Yaswanth","family":"Raparti","sequence":"first","affiliation":[]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783309"},{"key":"ref11","article-title":"Reliability-Aware and Energy-Efficient Synthesis of NoC based MPSoCs","author":"zou","year":"2013","journal-title":"Proc IEEE Int Symp Quality Electronic Design (ISQED)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref14","article-title":"Doppelg&#x00E4;nger: a cache for approximate computing","author":"miguel","year":"2015","journal-title":"Proc of ACM Micro"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783746"},{"key":"ref16","article-title":"APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures","author":"boyapati","year":"2017","journal-title":"Proc ACM ISCA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2497334"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993518"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523673"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465789"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465813"},{"journal-title":"NVidia CUDA","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378671"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2751163"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751234"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744803"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MCSE.2010.69","article-title":"OpenCL: A parallel programming standard for heterogeneous computing systems","volume":"12","author":"john","year":"2010","journal-title":"Computing in Science & Eng"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2604288"},{"journal-title":"NVIDIA GPUs","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1145\/2508148.2485964","article-title":"GPUWattch: enabling energy optimizations in GPGPUs","volume":"41","author":"leng","year":"2013","journal-title":"ACM SIGARCH Computer Arch News"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2686856"},{"key":"ref25","article-title":"Memory-Aware Circuit Overlay NoCs for Latency Optimized GPGPU Architectures","author":"raparti","year":"2016","journal-title":"Proc IEEE ISQED"}],"event":{"name":"2018 Twelfth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)","start":{"date-parts":[[2018,10,4]]},"location":"Turin","end":{"date-parts":[[2018,10,5]]}},"container-title":["2018 Twelfth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8501313\/8512146\/08512159.pdf?arnumber=8512159","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T21:40:15Z","timestamp":1643233215000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8512159\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/nocs.2018.8512159","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}