{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:27:40Z","timestamp":1750505260717},"reference-count":34,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,24]],"date-time":"2020-09-24T00:00:00Z","timestamp":1600905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,24]],"date-time":"2020-09-24T00:00:00Z","timestamp":1600905600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,24]],"date-time":"2020-09-24T00:00:00Z","timestamp":1600905600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9,24]]},"DOI":"10.1109\/nocs50636.2020.9241710","type":"proceedings-article","created":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T17:25:12Z","timestamp":1604337912000},"page":"1-8","source":"Crossref","is-referenced-by-count":10,"title":["Implementing Low-Diameter On-Chip Networks for Manycore Processors Using a Tiled Physical Design Methodology"],"prefix":"10.1109","author":[{"given":"Yanghui","family":"Ou","sequence":"first","affiliation":[]},{"given":"Shady","family":"Agwa","sequence":"additional","affiliation":[]},{"given":"Christopher","family":"Batten","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006733"},{"key":"ref31","article-title":"PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks","author":"tan","year":"2019","journal-title":"ICCD"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"ref34","article-title":"Ampere Maxes Out at 128 Cores","author":"wheeler","year":"2020","journal-title":"Microprocessor Report The Linley Group"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"ref11","first-page":"401","article-title":"Kilo-NOC: A heterogeneous network-on-chip architecture for scalability and service guarantees","author":"grot","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref12","article-title":"ThunderX3’s Cloudburst of Threads: Marvell Previews 96-core 384-thread Arm Server Processor","author":"halfhill","year":"2020","journal-title":"Microprocessor Report"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2997638"},{"key":"ref16","article-title":"Ruche Networks: Wire-Maximal No-Fuss NoCs","author":"jung","year":"2020","journal-title":"Int’l Symp on Networks-on-Chip"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2164538"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.137"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2953847"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3177158"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778031"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2638459"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.83652"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071133"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522344"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2013.7478320"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071477"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798250"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.36"},{"key":"ref26","article-title":"Epiphany-V: A 1024-processor 64-bit RISC System-On-Chip","author":"olofsson","year":"2016","journal-title":"CoRR arXiv 1610 01832"},{"key":"ref25","article-title":"Low-Latency Router Microarchitecture for Intra-Chip Networks","author":"mullins","year":"2004","journal-title":"ISCA"}],"event":{"name":"2020 14th IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)","start":{"date-parts":[[2020,9,24]]},"location":"Hamburg, Germany","end":{"date-parts":[[2020,9,25]]}},"container-title":["2020 14th IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9241574\/9241575\/09241710.pdf?arnumber=9241710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:57:52Z","timestamp":1656439072000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9241710\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,24]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/nocs50636.2020.9241710","relation":{},"subject":[],"published":{"date-parts":[[2020,9,24]]}}}