{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T13:23:48Z","timestamp":1778592228572,"version":"3.51.4"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,27]],"date-time":"2020-10-27T00:00:00Z","timestamp":1603756800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,27]],"date-time":"2020-10-27T00:00:00Z","timestamp":1603756800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,27]],"date-time":"2020-10-27T00:00:00Z","timestamp":1603756800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,27]]},"DOI":"10.1109\/norcas51424.2020.9265129","type":"proceedings-article","created":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T22:10:48Z","timestamp":1606255848000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["A FPGA-based Hardware Accelerator for Bayesian Confidence Propagation Neural Network"],"prefix":"10.1109","author":[{"given":"Lizheng","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deyu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuning","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anders","family":"Lansner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Hemani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoming","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhuo","family":"Zou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lirong","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0017514"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2009.06.028"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2010.5596678"},{"key":"ref13","article-title":"The processor–memory bottleneck: problems and solutions","volume":"5","author":"mahapatra","year":"1999","journal-title":"Crossroads"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","article-title":"A Million Spiking-neuron Integrated Circuit with a Scalable Communication Network and Interface","volume":"345","author":"paul","year":"2014","journal-title":"Science"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1424-8"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.26599\/TST.2019.9010019"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056903"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2579605"},{"key":"ref3","first-page":"9","article-title":"A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses[J]","author":"ning","year":"2015","journal-title":"Frontiers in Neuroscience"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.4249\/scholarpedia.1362"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2009.5178751"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1142\/S0129065796000816"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1523\/ENEURO.0374-19.2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2840718"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(97)00011-7"},{"key":"ref9","article-title":"Extreme scaling of brain simulations on JUGENE","author":"benjaminsson","year":"2011","journal-title":"Jülich Blue Gene\/P Extreme Scaling Workshop number FZJ-JSC-IB-2011-02"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.tins.2008.12.002"},{"key":"ref22","article-title":"A working memory model based on fast hebbian learning","author":"sandberg","year":"2009","journal-title":"Network Computation in Neural Systems"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s002280050466"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742950"}],"event":{"name":"2020 IEEE Nordic Circuits and Systems Conference (NorCAS)","location":"Oslo, Norway","start":{"date-parts":[[2020,10,27]]},"end":{"date-parts":[[2020,10,28]]}},"container-title":["2020 IEEE Nordic Circuits and Systems Conference (NorCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9264989\/9264990\/09265129.pdf?arnumber=9265129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:51:38Z","timestamp":1656438698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9265129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,27]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/norcas51424.2020.9265129","relation":{},"subject":[],"published":{"date-parts":[[2020,10,27]]}}}