{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,12]],"date-time":"2025-04-12T05:02:05Z","timestamp":1744434125499,"version":"3.28.0"},"reference-count":50,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,25]],"date-time":"2022-10-25T00:00:00Z","timestamp":1666656000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,25]],"date-time":"2022-10-25T00:00:00Z","timestamp":1666656000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,25]]},"DOI":"10.1109\/norcas57515.2022.9934542","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T15:41:08Z","timestamp":1667922068000},"page":"1-7","source":"Crossref","is-referenced-by-count":5,"title":["A 28-Gb\/s 13.8-mW Half-Rate Bang-Bang Clock and Data Recovery Circuit Using Return-to-Zero-Based Symmetrical Bang-Bang Phase Detector"],"prefix":"10.1109","author":[{"given":"Xinyi","family":"Ge","sequence":"first","affiliation":[{"name":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/FST-ECE,Macao,China"}]},{"given":"Yong","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/FST-ECE,Macao,China"}]},{"given":"Lin","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/FST-ECE,Macao,China"}]},{"given":"Nan","family":"Qi","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences,Beijing,China"}]},{"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[{"name":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/FST-ECE,Macao,China"}]},{"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/FST-ECE,Macao,China"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6467783"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCS.2015.7203923"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2268862"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2178557"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304669"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/4.173122"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.50303"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047156"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005750"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005535"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818566"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916626"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2958"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2002.1024421"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC51843.2021.9490486"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075885"},{"key":"ref21","first-page":"1","article-title":"A sub-0.25pJ\/bit 47.6-to-58.8Gb\/s reference-less FD-less single-loop PAM-4 bang-bang CDR with a deliberate-current-mismatch frequency acquisition technique in 28nm CMOS","author":"zhao","year":"2022","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3134874"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3113773"},{"key":"ref26","first-page":"253","article-title":"A 4x25Gb\/s De-Serializer with Baud-Rate Sampling CDR and Standing-Wave Clock Distribution for NIC Optical Interconnects","author":"you","year":"0","journal-title":"Proc IEEE International Conference on Integrated Circuits Technologies and Applications (ICTA)"},{"key":"ref25","first-page":"255","article-title":"A 4x25Gb\/s Serializer with Integrated CDR and 3-Tap FFE Driver for NIC Optical Interconnects","author":"zhong","year":"0","journal-title":"Proc IEEE International Conference on Integrated Circuits Technologies and Applications (ICTA)"},{"key":"ref50","first-page":"599","article-title":"Analysis and verification of jitter in bang-bang clock and data recovery circuit with a 2nd-order loop filter","volume":"26","author":"ge","year":"2019","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2013.0023"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2014.6851717"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3079406"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008917"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2587751"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804337"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2429714"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776307"},{"key":"ref17","first-page":"221","article-title":"A 32-Gb\/s 3.53-mW\/Gb\/s adaptive receiver AFE employing a hybrid CTLE plus LFEQ, edge-DFE and merged data-DFE\/CDR in 65-nm CMOS","author":"balachandran","year":"0","journal-title":"Proc IEEE Asia-Pacific Conf Circuits Syst (APCCAS)"},{"key":"ref18","first-page":"229","article-title":"A 0.14-to-0.29-pJ\/bit 14-GBaud\/s trimodal (NRZ\/ PAM-4\/P AM -8) half-rate bang-bang clock and data recovery circuit (BBCDR) in 28-nm CMOS","author":"zhao","year":"0","journal-title":"Proc IEEE Asia-Pacific Conf Circuits Syst (APCCAS)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3038865"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3153695"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1561\/3500000007"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884389"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.918913"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215779"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2030533"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365761"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237692"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3013259"},{"key":"ref45","first-page":"235","article-title":"A 0.082mm2 24.5-to-28.3GHz multi-LC-tank fullydifferential VCO using two separate single-turn inductors and a 1D-tuning capacitor achieving 189.4dBc\/Hz FOM and 200±50kHz 1\/f3 PN Corner","author":"guo","year":"0","journal-title":"Proc IEEE Radio Frequency Integrated Circuits Symposium"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401557"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3096196"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3180351"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3137540"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2851499"},{"key":"ref43","first-page":"410","article-title":"A 0.08mm2 25.5-to-29.9GHz multi-resonant-RLCM-tank VCO using a singleturn multi-tap inductor and CM-only capacitors achieving 191.6dBc\/Hz FoM and 130kHz 1\/f3 PN corner","author":"guo","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"}],"event":{"name":"2022 IEEE Nordic Circuits and Systems Conference (NorCAS)","start":{"date-parts":[[2022,10,25]]},"location":"Oslo, Norway","end":{"date-parts":[[2022,10,26]]}},"container-title":["2022 IEEE Nordic Circuits and Systems Conference (NorCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9933920\/9934110\/09934542.pdf?arnumber=9934542","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T15:08:48Z","timestamp":1669648128000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9934542\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,25]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/norcas57515.2022.9934542","relation":{},"subject":[],"published":{"date-parts":[[2022,10,25]]}}}